
Patrick Hamo
Examiner (ID: 2096, Phone: (571)272-3492 , Office: P/3746 )
| Most Active Art Unit | 3746 |
| Art Unit(s) | 3746 |
| Total Applications | 1033 |
| Issued Applications | 757 |
| Pending Applications | 18 |
| Abandoned Applications | 258 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 4552364
[patent_doc_number] => 07960720
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-06-14
[patent_title] => 'Transistor, transistor circuit, electrooptical device and electronic apparatus'
[patent_app_type] => utility
[patent_app_number] => 12/017782
[patent_app_country] => US
[patent_app_date] => 2008-01-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 15
[patent_no_of_words] => 9720
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 157
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/960/07960720.pdf
[firstpage_image] =>[orig_patent_app_number] => 12017782
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/017782 | Transistor, transistor circuit, electrooptical device and electronic apparatus | Jan 21, 2008 | Issued |
Array
(
[id] => 4816883
[patent_doc_number] => 20080224142
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-09-18
[patent_title] => 'Semiconductor Structure of Liquid Crystal Display and Manufacturing Method Thereof'
[patent_app_type] => utility
[patent_app_number] => 12/017162
[patent_app_country] => US
[patent_app_date] => 2008-01-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2081
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0224/20080224142.pdf
[firstpage_image] =>[orig_patent_app_number] => 12017162
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/017162 | Semiconductor structure of liquid crystal display and manufacturing method thereof | Jan 20, 2008 | Issued |
Array
(
[id] => 4762805
[patent_doc_number] => 20080174014
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-07-24
[patent_title] => 'SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/015762
[patent_app_country] => US
[patent_app_date] => 2008-01-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2750
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0174/20080174014.pdf
[firstpage_image] =>[orig_patent_app_number] => 12015762
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/015762 | Semiconductor device | Jan 16, 2008 | Issued |
Array
(
[id] => 4829262
[patent_doc_number] => 20080128792
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-06-05
[patent_title] => 'NON-VOLATILE MEMORY DEVICES INCLUDING DIVIDED CHARGE STORAGE STRUCTURES'
[patent_app_type] => utility
[patent_app_number] => 12/014276
[patent_app_country] => US
[patent_app_date] => 2008-01-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 29
[patent_figures_cnt] => 29
[patent_no_of_words] => 7629
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0128/20080128792.pdf
[firstpage_image] =>[orig_patent_app_number] => 12014276
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/014276 | Non-volatile memory devices including divided charge storage structures | Jan 14, 2008 | Issued |
Array
(
[id] => 131611
[patent_doc_number] => 07700499
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-04-20
[patent_title] => 'Multilayer silicon nitride deposition for a semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 12/008607
[patent_app_country] => US
[patent_app_date] => 2008-01-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 16
[patent_no_of_words] => 5368
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 172
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/700/07700499.pdf
[firstpage_image] =>[orig_patent_app_number] => 12008607
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/008607 | Multilayer silicon nitride deposition for a semiconductor device | Jan 10, 2008 | Issued |
Array
(
[id] => 256708
[patent_doc_number] => 07576384
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-08-18
[patent_title] => 'Storage device with multi-level structure'
[patent_app_type] => utility
[patent_app_number] => 12/004882
[patent_app_country] => US
[patent_app_date] => 2007-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 9
[patent_no_of_words] => 6739
[patent_no_of_claims] => 34
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/576/07576384.pdf
[firstpage_image] =>[orig_patent_app_number] => 12004882
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/004882 | Storage device with multi-level structure | Dec 19, 2007 | Issued |
Array
(
[id] => 4876675
[patent_doc_number] => 20080150058
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-06-26
[patent_title] => 'IMAGE SENSOR AND METHOD FOR MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 11/957217
[patent_app_country] => US
[patent_app_date] => 2007-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 1113
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0150/20080150058.pdf
[firstpage_image] =>[orig_patent_app_number] => 11957217
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/957217 | Image sensor and method for manufacturing the same | Dec 13, 2007 | Issued |
Array
(
[id] => 568271
[patent_doc_number] => 07462543
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2008-12-09
[patent_title] => 'Flash memory cell transistor with threshold adjust implant and source-drain implant formed using a single mask'
[patent_app_type] => utility
[patent_app_number] => 11/952337
[patent_app_country] => US
[patent_app_date] => 2007-12-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 2905
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 287
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/462/07462543.pdf
[firstpage_image] =>[orig_patent_app_number] => 11952337
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/952337 | Flash memory cell transistor with threshold adjust implant and source-drain implant formed using a single mask | Dec 6, 2007 | Issued |
Array
(
[id] => 202514
[patent_doc_number] => 07632726
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-12-15
[patent_title] => 'Method for fabricating a nitride FET including passivation layers'
[patent_app_type] => utility
[patent_app_number] => 11/952537
[patent_app_country] => US
[patent_app_date] => 2007-12-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 3362
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/632/07632726.pdf
[firstpage_image] =>[orig_patent_app_number] => 11952537
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/952537 | Method for fabricating a nitride FET including passivation layers | Dec 6, 2007 | Issued |
Array
(
[id] => 4749194
[patent_doc_number] => 20080157265
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-07-03
[patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 11/951627
[patent_app_country] => US
[patent_app_date] => 2007-12-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 1563
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0157/20080157265.pdf
[firstpage_image] =>[orig_patent_app_number] => 11951627
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/951627 | Semiconductor device and method for fabricating the same | Dec 5, 2007 | Issued |
Array
(
[id] => 557279
[patent_doc_number] => 07470571
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-12-30
[patent_title] => 'Thin film transistor array substrate and method of producing the same'
[patent_app_type] => utility
[patent_app_number] => 11/951832
[patent_app_country] => US
[patent_app_date] => 2007-12-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 19
[patent_no_of_words] => 7331
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 339
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/470/07470571.pdf
[firstpage_image] =>[orig_patent_app_number] => 11951832
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/951832 | Thin film transistor array substrate and method of producing the same | Dec 5, 2007 | Issued |
Array
(
[id] => 173829
[patent_doc_number] => 07659208
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-02-09
[patent_title] => 'Method for forming high density patterns'
[patent_app_type] => utility
[patent_app_number] => 11/952017
[patent_app_country] => US
[patent_app_date] => 2007-12-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 25
[patent_no_of_words] => 4948
[patent_no_of_claims] => 35
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 23
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/659/07659208.pdf
[firstpage_image] =>[orig_patent_app_number] => 11952017
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/952017 | Method for forming high density patterns | Dec 5, 2007 | Issued |
Array
(
[id] => 363406
[patent_doc_number] => 07482217
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2009-01-27
[patent_title] => 'Forming metal-semiconductor films having different thicknesses within different regions of an electronic device'
[patent_app_type] => utility
[patent_app_number] => 11/949637
[patent_app_country] => US
[patent_app_date] => 2007-12-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 16
[patent_no_of_words] => 6769
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/482/07482217.pdf
[firstpage_image] =>[orig_patent_app_number] => 11949637
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/949637 | Forming metal-semiconductor films having different thicknesses within different regions of an electronic device | Dec 2, 2007 | Issued |
Array
(
[id] => 5572985
[patent_doc_number] => 20090140346
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-06-04
[patent_title] => 'MATCHED ANALOG CMOS TRANSISTORS WITH EXTENSION WELLS'
[patent_app_type] => utility
[patent_app_number] => 11/948172
[patent_app_country] => US
[patent_app_date] => 2007-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 28
[patent_no_of_words] => 5382
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0140/20090140346.pdf
[firstpage_image] =>[orig_patent_app_number] => 11948172
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/948172 | Matched analog CMOS transistors with extension wells | Nov 29, 2007 | Issued |
Array
(
[id] => 252633
[patent_doc_number] => 07579266
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-08-25
[patent_title] => 'Fuse structure for semiconductor integrated circuit with improved insulation film thickness uniformity and moisture resistance'
[patent_app_type] => utility
[patent_app_number] => 11/947807
[patent_app_country] => US
[patent_app_date] => 2007-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 5685
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/579/07579266.pdf
[firstpage_image] =>[orig_patent_app_number] => 11947807
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/947807 | Fuse structure for semiconductor integrated circuit with improved insulation film thickness uniformity and moisture resistance | Nov 29, 2007 | Issued |
Array
(
[id] => 141968
[patent_doc_number] => 07691747
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-04-06
[patent_title] => 'Semiconductor device and method for forming passive circuit elements with through silicon vias to backside interconnect structures'
[patent_app_type] => utility
[patent_app_number] => 11/947617
[patent_app_country] => US
[patent_app_date] => 2007-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 15
[patent_no_of_words] => 5022
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/691/07691747.pdf
[firstpage_image] =>[orig_patent_app_number] => 11947617
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/947617 | Semiconductor device and method for forming passive circuit elements with through silicon vias to backside interconnect structures | Nov 28, 2007 | Issued |
Array
(
[id] => 5371807
[patent_doc_number] => 20090309367
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-12-17
[patent_title] => 'ROTATABLE ENERGY GENERATION UNIT FOR GENERATING ELECTRIC ENERGY FROM A WATER FLOW'
[patent_app_type] => utility
[patent_app_number] => 12/300384
[patent_app_country] => US
[patent_app_date] => 2007-11-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4223
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0309/20090309367.pdf
[firstpage_image] =>[orig_patent_app_number] => 12300384
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/300384 | ROTATABLE ENERGY GENERATION UNIT FOR GENERATING ELECTRIC ENERGY FROM A WATER FLOW | Nov 22, 2007 | Abandoned |
Array
(
[id] => 5275555
[patent_doc_number] => 20090127687
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-05-21
[patent_title] => 'POP (package-on-package) semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 11/984782
[patent_app_country] => US
[patent_app_date] => 2007-11-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3553
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0127/20090127687.pdf
[firstpage_image] =>[orig_patent_app_number] => 11984782
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/984782 | POP (package-on-package) semiconductor device | Nov 20, 2007 | Issued |
Array
(
[id] => 4727404
[patent_doc_number] => 20080206948
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-08-28
[patent_title] => 'Semiconductor device and method of fabricating the same'
[patent_app_type] => utility
[patent_app_number] => 11/984737
[patent_app_country] => US
[patent_app_date] => 2007-11-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3443
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0206/20080206948.pdf
[firstpage_image] =>[orig_patent_app_number] => 11984737
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/984737 | Semiconductor device and method of fabricating the same | Nov 20, 2007 | Issued |
Array
(
[id] => 4820583
[patent_doc_number] => 20080121916
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-05-29
[patent_title] => 'METHOD OF FORMING A METAL CONTACT AND PASSIVATION OF A SEMICONDUCTOR FEATURE'
[patent_app_type] => utility
[patent_app_number] => 11/939227
[patent_app_country] => US
[patent_app_date] => 2007-11-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3848
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0121/20080121916.pdf
[firstpage_image] =>[orig_patent_app_number] => 11939227
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/939227 | Method of forming a metal contact and passivation of a semiconductor feature | Nov 12, 2007 | Issued |