
Patrick Hamo
Examiner (ID: 2096, Phone: (571)272-3492 , Office: P/3746 )
| Most Active Art Unit | 3746 |
| Art Unit(s) | 3746 |
| Total Applications | 1033 |
| Issued Applications | 757 |
| Pending Applications | 18 |
| Abandoned Applications | 258 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 373680
[patent_doc_number] => 07473984
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-01-06
[patent_title] => 'Method for fabricating a metal-insulator-metal capacitor'
[patent_app_type] => utility
[patent_app_number] => 11/710917
[patent_app_country] => US
[patent_app_date] => 2007-02-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 1443
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/473/07473984.pdf
[firstpage_image] =>[orig_patent_app_number] => 11710917
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/710917 | Method for fabricating a metal-insulator-metal capacitor | Feb 26, 2007 | Issued |
Array
(
[id] => 5219857
[patent_doc_number] => 20070161168
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-07-12
[patent_title] => 'Method for fabricating a semiconductor device having a multi-bridge-channel'
[patent_app_type] => utility
[patent_app_number] => 11/710580
[patent_app_country] => US
[patent_app_date] => 2007-02-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 5345
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0161/20070161168.pdf
[firstpage_image] =>[orig_patent_app_number] => 11710580
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/710580 | Method for fabricating a semiconductor device having a multi-bridge-channel | Feb 25, 2007 | Abandoned |
Array
(
[id] => 5005126
[patent_doc_number] => 20070202696
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-08-30
[patent_title] => 'Method of manufacturing solid-state imaging device and solid-state imaging device'
[patent_app_type] => utility
[patent_app_number] => 11/709782
[patent_app_country] => US
[patent_app_date] => 2007-02-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 7060
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0202/20070202696.pdf
[firstpage_image] =>[orig_patent_app_number] => 11709782
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/709782 | Method of manufacturing solid-state imaging device and solid-state imaging device | Feb 22, 2007 | Issued |
Array
(
[id] => 102509
[patent_doc_number] => 07723243
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-05-25
[patent_title] => 'Multi-layered structure forming method, method of manufacturing wiring substrate, and method of manufacturing electronic apparatus'
[patent_app_type] => utility
[patent_app_number] => 11/707022
[patent_app_country] => US
[patent_app_date] => 2007-02-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 36
[patent_no_of_words] => 12350
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 160
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/723/07723243.pdf
[firstpage_image] =>[orig_patent_app_number] => 11707022
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/707022 | Multi-layered structure forming method, method of manufacturing wiring substrate, and method of manufacturing electronic apparatus | Feb 15, 2007 | Issued |
Array
(
[id] => 6487279
[patent_doc_number] => 20100259184
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-10-14
[patent_title] => 'LIGHT-EMITTING DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/279573
[patent_app_country] => US
[patent_app_date] => 2007-02-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 7368
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0259/20100259184.pdf
[firstpage_image] =>[orig_patent_app_number] => 12279573
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/279573 | LIGHT-EMITTING DEVICE | Feb 14, 2007 | Abandoned |
Array
(
[id] => 4762699
[patent_doc_number] => 20080173908
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-07-24
[patent_title] => 'Multilayer silicon nitride deposition for a semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 11/655461
[patent_app_country] => US
[patent_app_date] => 2007-01-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5368
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0173/20080173908.pdf
[firstpage_image] =>[orig_patent_app_number] => 11655461
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/655461 | Multilayer silicon nitride deposition for a semiconductor device | Jan 18, 2007 | Abandoned |
Array
(
[id] => 5019459
[patent_doc_number] => 20070145425
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-06-28
[patent_title] => 'CMOS IMAGE SENSOR'
[patent_app_type] => utility
[patent_app_number] => 11/616272
[patent_app_country] => US
[patent_app_date] => 2006-12-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 2795
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0145/20070145425.pdf
[firstpage_image] =>[orig_patent_app_number] => 11616272
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/616272 | CMOS image sensor | Dec 25, 2006 | Issued |
Array
(
[id] => 5021157
[patent_doc_number] => 20070147123
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-06-28
[patent_title] => 'Split gate type non-volatile memory device and method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 11/646092
[patent_app_country] => US
[patent_app_date] => 2006-12-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2260
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0147/20070147123.pdf
[firstpage_image] =>[orig_patent_app_number] => 11646092
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/646092 | Split gate type non-volatile memory device and method of manufacturing the same | Dec 25, 2006 | Abandoned |
Array
(
[id] => 4876698
[patent_doc_number] => 20080150081
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-06-26
[patent_title] => 'Semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 11/645212
[patent_app_country] => US
[patent_app_date] => 2006-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 4565
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0150/20080150081.pdf
[firstpage_image] =>[orig_patent_app_number] => 11645212
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/645212 | Semiconductor device | Dec 21, 2006 | Abandoned |
Array
(
[id] => 5043645
[patent_doc_number] => 20070262316
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-11-15
[patent_title] => 'Liquid crystal display device and method of fabricating the same'
[patent_app_type] => utility
[patent_app_number] => 11/642872
[patent_app_country] => US
[patent_app_date] => 2006-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 31
[patent_figures_cnt] => 31
[patent_no_of_words] => 5966
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0262/20070262316.pdf
[firstpage_image] =>[orig_patent_app_number] => 11642872
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/642872 | Liquid crystal display device and method of fabricating the same | Dec 20, 2006 | Issued |
Array
(
[id] => 7595183
[patent_doc_number] => 07626278
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-12-01
[patent_title] => 'Chip package'
[patent_app_type] => utility
[patent_app_number] => 11/642892
[patent_app_country] => US
[patent_app_date] => 2006-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 1620
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/626/07626278.pdf
[firstpage_image] =>[orig_patent_app_number] => 11642892
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/642892 | Chip package | Dec 20, 2006 | Issued |
Array
(
[id] => 217019
[patent_doc_number] => 07611929
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-11-03
[patent_title] => 'Method for fabricating TFT array substrate'
[patent_app_type] => utility
[patent_app_number] => 11/642042
[patent_app_country] => US
[patent_app_date] => 2006-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 17
[patent_no_of_words] => 2381
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/611/07611929.pdf
[firstpage_image] =>[orig_patent_app_number] => 11642042
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/642042 | Method for fabricating TFT array substrate | Dec 17, 2006 | Issued |
Array
(
[id] => 190800
[patent_doc_number] => 07642111
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-01-05
[patent_title] => 'Liquid crystal display device'
[patent_app_type] => utility
[patent_app_number] => 11/638382
[patent_app_country] => US
[patent_app_date] => 2006-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 22
[patent_no_of_words] => 3380
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/642/07642111.pdf
[firstpage_image] =>[orig_patent_app_number] => 11638382
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/638382 | Liquid crystal display device | Dec 13, 2006 | Issued |
Array
(
[id] => 579117
[patent_doc_number] => 07452781
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-11-18
[patent_title] => 'Method for manufacturing a semiconductor substrate, method for manufacturing a semiconductor device, and the semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 11/638962
[patent_app_country] => US
[patent_app_date] => 2006-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 30
[patent_no_of_words] => 4239
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 222
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/452/07452781.pdf
[firstpage_image] =>[orig_patent_app_number] => 11638962
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/638962 | Method for manufacturing a semiconductor substrate, method for manufacturing a semiconductor device, and the semiconductor device | Dec 13, 2006 | Issued |
Array
(
[id] => 315172
[patent_doc_number] => 07525142
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-04-28
[patent_title] => 'Semiconductor device including a conductive layer buried in an opening and method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 11/638492
[patent_app_country] => US
[patent_app_date] => 2006-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 14
[patent_no_of_words] => 4627
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/525/07525142.pdf
[firstpage_image] =>[orig_patent_app_number] => 11638492
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/638492 | Semiconductor device including a conductive layer buried in an opening and method of manufacturing the same | Dec 13, 2006 | Issued |
Array
(
[id] => 360067
[patent_doc_number] => 07485946
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-02-03
[patent_title] => 'Transistor epitaxial wafer and transistor produced by using same'
[patent_app_type] => utility
[patent_app_number] => 11/637112
[patent_app_country] => US
[patent_app_date] => 2006-12-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 13
[patent_no_of_words] => 6781
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/485/07485946.pdf
[firstpage_image] =>[orig_patent_app_number] => 11637112
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/637112 | Transistor epitaxial wafer and transistor produced by using same | Dec 11, 2006 | Issued |
Array
(
[id] => 5250496
[patent_doc_number] => 20070131952
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-06-14
[patent_title] => 'Semiconductor device integrated with heat sink and method of fabricating the same'
[patent_app_type] => utility
[patent_app_number] => 11/636522
[patent_app_country] => US
[patent_app_date] => 2006-12-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 2727
[patent_no_of_claims] => 34
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0131/20070131952.pdf
[firstpage_image] =>[orig_patent_app_number] => 11636522
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/636522 | Semiconductor device integrated with heat sink and method of fabricating the same | Dec 10, 2006 | Issued |
Array
(
[id] => 4896924
[patent_doc_number] => 20080116537
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-05-22
[patent_title] => 'CMOS IMAGER ARRAY WITH RECESSED DIELECTRIC'
[patent_app_type] => utility
[patent_app_number] => 11/560882
[patent_app_country] => US
[patent_app_date] => 2006-11-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 6064
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0116/20080116537.pdf
[firstpage_image] =>[orig_patent_app_number] => 11560882
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/560882 | CMOS imager array with recessed dielectric | Nov 16, 2006 | Issued |
Array
(
[id] => 5107130
[patent_doc_number] => 20070066008
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-03-22
[patent_title] => 'METHOD OF FABRICATING NON-VOLATILE MEMORY'
[patent_app_type] => utility
[patent_app_number] => 11/558453
[patent_app_country] => US
[patent_app_date] => 2006-11-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 3910
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0066/20070066008.pdf
[firstpage_image] =>[orig_patent_app_number] => 11558453
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/558453 | Method of fabricating non-volatile memory | Nov 9, 2006 | Issued |
Array
(
[id] => 228761
[patent_doc_number] => 07601574
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-10-13
[patent_title] => 'Methods for fabricating a stress enhanced MOS transistor'
[patent_app_type] => utility
[patent_app_number] => 11/552582
[patent_app_country] => US
[patent_app_date] => 2006-10-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 10
[patent_no_of_words] => 3650
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/601/07601574.pdf
[firstpage_image] =>[orig_patent_app_number] => 11552582
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/552582 | Methods for fabricating a stress enhanced MOS transistor | Oct 24, 2006 | Issued |