
Patrick Moon
Examiner (ID: 19451)
| Most Active Art Unit | 2694 |
| Art Unit(s) | 2629, 2694 |
| Total Applications | 474 |
| Issued Applications | 283 |
| Pending Applications | 1 |
| Abandoned Applications | 192 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 15951833
[patent_doc_number] => 10663818
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-05-26
[patent_title] => Electro-optic device and electronic equipment
[patent_app_type] => utility
[patent_app_number] => 16/037999
[patent_app_country] => US
[patent_app_date] => 2018-07-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 30
[patent_no_of_words] => 20464
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 186
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16037999
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/037999 | Electro-optic device and electronic equipment | Jul 16, 2018 | Issued |
Array
(
[id] => 13848177
[patent_doc_number] => 20190027573
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-01-24
[patent_title] => METHODS FOR FORMING A SEMICONDUCTOR DEVICE STRUCTURE AND RELATED SEMICONDUCTOR DEVICE STRUCTURES
[patent_app_type] => utility
[patent_app_number] => 16/038024
[patent_app_country] => US
[patent_app_date] => 2018-07-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5464
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 47
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16038024
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/038024 | Methods for forming a semiconductor device structure and related semiconductor device structures | Jul 16, 2018 | Issued |
Array
(
[id] => 15733517
[patent_doc_number] => 10615196
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-04-07
[patent_title] => Method for fabricating a contact hole of an array substrate, array substrate and display device
[patent_app_type] => utility
[patent_app_number] => 16/037159
[patent_app_country] => US
[patent_app_date] => 2018-07-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 10
[patent_no_of_words] => 4385
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 274
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16037159
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/037159 | Method for fabricating a contact hole of an array substrate, array substrate and display device | Jul 16, 2018 | Issued |
Array
(
[id] => 13543257
[patent_doc_number] => 20180323175
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-08
[patent_title] => SEMICONDUCTOR MODULE
[patent_app_type] => utility
[patent_app_number] => 16/024940
[patent_app_country] => US
[patent_app_date] => 2018-07-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5297
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16024940
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/024940 | Heart transfer label structure | Jul 1, 2018 | Issued |
Array
(
[id] => 15580715
[patent_doc_number] => 10580751
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-03-03
[patent_title] => Connection structure and method for manufacturing connection structure
[patent_app_type] => utility
[patent_app_number] => 16/004302
[patent_app_country] => US
[patent_app_date] => 2018-06-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 90
[patent_no_of_words] => 29114
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 183
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16004302
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/004302 | Connection structure and method for manufacturing connection structure | Jun 7, 2018 | Issued |
Array
(
[id] => 15580715
[patent_doc_number] => 10580751
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-03-03
[patent_title] => Connection structure and method for manufacturing connection structure
[patent_app_type] => utility
[patent_app_number] => 16/004302
[patent_app_country] => US
[patent_app_date] => 2018-06-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 90
[patent_no_of_words] => 29114
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 183
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16004302
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/004302 | Connection structure and method for manufacturing connection structure | Jun 7, 2018 | Issued |
Array
(
[id] => 15580715
[patent_doc_number] => 10580751
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-03-03
[patent_title] => Connection structure and method for manufacturing connection structure
[patent_app_type] => utility
[patent_app_number] => 16/004302
[patent_app_country] => US
[patent_app_date] => 2018-06-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 90
[patent_no_of_words] => 29114
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 183
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16004302
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/004302 | Connection structure and method for manufacturing connection structure | Jun 7, 2018 | Issued |
Array
(
[id] => 15580715
[patent_doc_number] => 10580751
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-03-03
[patent_title] => Connection structure and method for manufacturing connection structure
[patent_app_type] => utility
[patent_app_number] => 16/004302
[patent_app_country] => US
[patent_app_date] => 2018-06-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 90
[patent_no_of_words] => 29114
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 183
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16004302
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/004302 | Connection structure and method for manufacturing connection structure | Jun 7, 2018 | Issued |
Array
(
[id] => 13451981
[patent_doc_number] => 20180277533
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-09-27
[patent_title] => METHOD FOR FORMING CAPACITOR, SEMICONDUCTOR DEVICE, MODULE, AND ELECTRONIC DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/991195
[patent_app_country] => US
[patent_app_date] => 2018-05-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 43413
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 55
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15991195
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/991195 | Method for forming capacitor, semiconductor device, module, and electronic device | May 28, 2018 | Issued |
Array
(
[id] => 14438565
[patent_doc_number] => 20190177154
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-06-13
[patent_title] => SEMICONDUCTOR PRESSURE SENSOR
[patent_app_type] => utility
[patent_app_number] => 15/973672
[patent_app_country] => US
[patent_app_date] => 2018-05-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6887
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -4
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15973672
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/973672 | Semiconductor pressure sensor | May 7, 2018 | Issued |
Array
(
[id] => 15170015
[patent_doc_number] => 10490511
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-11-26
[patent_title] => Microelectronic assembly with electromagnetic shielding
[patent_app_type] => utility
[patent_app_number] => 15/973541
[patent_app_country] => US
[patent_app_date] => 2018-05-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3618
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15973541
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/973541 | Microelectronic assembly with electromagnetic shielding | May 7, 2018 | Issued |
Array
(
[id] => 13571367
[patent_doc_number] => 20180337231
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-22
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/972949
[patent_app_country] => US
[patent_app_date] => 2018-05-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8399
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 175
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15972949
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/972949 | Semiconductor device | May 6, 2018 | Issued |
Array
(
[id] => 13540003
[patent_doc_number] => 20180321548
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-08
[patent_title] => DISPLAY PANEL
[patent_app_type] => utility
[patent_app_number] => 15/972807
[patent_app_country] => US
[patent_app_date] => 2018-05-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4209
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15972807
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/972807 | DISPLAY PANEL | May 6, 2018 | Abandoned |
Array
(
[id] => 14475797
[patent_doc_number] => 20190189546
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-06-20
[patent_title] => DUAL-CHIP PACKAGE STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 15/973500
[patent_app_country] => US
[patent_app_date] => 2018-05-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4323
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 188
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15973500
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/973500 | Dual-chip package structure | May 6, 2018 | Issued |
Array
(
[id] => 13378339
[patent_doc_number] => 20180240711
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-08-23
[patent_title] => FINFETS AND METHODS OF FORMING FINFETS
[patent_app_type] => utility
[patent_app_number] => 15/961387
[patent_app_country] => US
[patent_app_date] => 2018-04-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7174
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15961387
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/961387 | FinFETs and methods of forming FinFETs | Apr 23, 2018 | Issued |
Array
(
[id] => 13514707
[patent_doc_number] => 20180308896
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-10-25
[patent_title] => SYSTEMS AND METHODS FOR FABRICATION OF SUPERCONDUCTING INTEGRATED CIRCUITS
[patent_app_type] => utility
[patent_app_number] => 15/956404
[patent_app_country] => US
[patent_app_date] => 2018-04-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16211
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15956404
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/956404 | Systems and methods for fabrication of superconducting integrated circuits | Apr 17, 2018 | Issued |
Array
(
[id] => 14333387
[patent_doc_number] => 10297723
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-05-21
[patent_title] => Light emitting device
[patent_app_type] => utility
[patent_app_number] => 15/948738
[patent_app_country] => US
[patent_app_date] => 2018-04-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 31
[patent_figures_cnt] => 45
[patent_no_of_words] => 17081
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 277
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15948738
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/948738 | Light emitting device | Apr 8, 2018 | Issued |
Array
(
[id] => 13320939
[patent_doc_number] => 20180212007
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-07-26
[patent_title] => ORGANIC LIGHT EMITTING DISPLAY APPARATUS
[patent_app_type] => utility
[patent_app_number] => 15/928808
[patent_app_country] => US
[patent_app_date] => 2018-03-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7175
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15928808
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/928808 | Organic light emitting display apparatus | Mar 21, 2018 | Issued |
Array
(
[id] => 13452431
[patent_doc_number] => 20180277758
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-09-27
[patent_title] => METHOD OF FORMING A LAYER AND A METHOD OF FABRICATING A VARIABLE RESISTANCE MEMORY DEVICE USING THE SAME
[patent_app_type] => utility
[patent_app_number] => 15/927481
[patent_app_country] => US
[patent_app_date] => 2018-03-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12805
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15927481
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/927481 | Method of forming a layer and a method of fabricating a variable resistance memory device using the same | Mar 20, 2018 | Issued |
Array
(
[id] => 17018378
[patent_doc_number] => 11088023
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-08-10
[patent_title] => Method of forming a semiconductor structure
[patent_app_type] => utility
[patent_app_number] => 15/927106
[patent_app_country] => US
[patent_app_date] => 2018-03-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 10
[patent_no_of_words] => 3118
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15927106
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/927106 | Method of forming a semiconductor structure | Mar 20, 2018 | Issued |