
Patrick O. Neill
Examiner (ID: 5804, Phone: (571)270-1677 , Office: P/2842 )
| Most Active Art Unit | 2842 |
| Art Unit(s) | 2809, 2816, 2842 |
| Total Applications | 1124 |
| Issued Applications | 988 |
| Pending Applications | 43 |
| Abandoned Applications | 115 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 18927914
[patent_doc_number] => 20240030918
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-01-25
[patent_title] => LEVEL-CONVERSION CIRCUITS FOR SIGNALING ACROSS VOLTAGE DOMAINS
[patent_app_type] => utility
[patent_app_number] => 17/932091
[patent_app_country] => US
[patent_app_date] => 2022-09-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6247
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 58
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17932091
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/932091 | Level-conversion circuits for signaling across voltage domains | Sep 13, 2022 | Issued |
Array
(
[id] => 18112571
[patent_doc_number] => 20230005451
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-01-05
[patent_title] => Control system with cascade driving circuits and related driving method
[patent_app_type] => utility
[patent_app_number] => 17/945082
[patent_app_country] => US
[patent_app_date] => 2022-09-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6453
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 43
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17945082
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/945082 | Control system with cascade driving circuits and related driving method | Sep 13, 2022 | Issued |
Array
(
[id] => 18927913
[patent_doc_number] => 20240030917
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-01-25
[patent_title] => LEVEL-CONVERSION CIRCUITS FOR SIGNALING ACROSS VOLTAGE DOMAINS
[patent_app_type] => utility
[patent_app_number] => 17/932075
[patent_app_country] => US
[patent_app_date] => 2022-09-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6246
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 46
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17932075
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/932075 | LEVEL-CONVERSION CIRCUITS FOR SIGNALING ACROSS VOLTAGE DOMAINS | Sep 13, 2022 | Pending |
Array
(
[id] => 19230171
[patent_doc_number] => 12009816
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-06-11
[patent_title] => Level-conversion circuits for signaling across voltage domains
[patent_app_type] => utility
[patent_app_number] => 17/932052
[patent_app_country] => US
[patent_app_date] => 2022-09-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 35
[patent_no_of_words] => 6247
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 34
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17932052
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/932052 | Level-conversion circuits for signaling across voltage domains | Sep 13, 2022 | Issued |
Array
(
[id] => 18640132
[patent_doc_number] => 11764764
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2023-09-19
[patent_title] => Latch device and operation method thereof
[patent_app_type] => utility
[patent_app_number] => 17/943225
[patent_app_country] => US
[patent_app_date] => 2022-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6321
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17943225
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/943225 | Latch device and operation method thereof | Sep 12, 2022 | Issued |
Array
(
[id] => 19039083
[patent_doc_number] => 20240088898
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-03-14
[patent_title] => Timing Controlled Level Shifter Circuit
[patent_app_type] => utility
[patent_app_number] => 17/931055
[patent_app_country] => US
[patent_app_date] => 2022-09-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8323
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17931055
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/931055 | Timing controlled level shifter circuit | Sep 8, 2022 | Issued |
Array
(
[id] => 18279458
[patent_doc_number] => 20230094930
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-30
[patent_title] => LEVEL SHIFTER CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 17/901377
[patent_app_country] => US
[patent_app_date] => 2022-09-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10484
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 213
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17901377
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/901377 | Level shifter circuit | Aug 31, 2022 | Issued |
Array
(
[id] => 18999686
[patent_doc_number] => 11916549
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2024-02-27
[patent_title] => Two-stage high speed level shifter
[patent_app_type] => utility
[patent_app_number] => 17/898263
[patent_app_country] => US
[patent_app_date] => 2022-08-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 16
[patent_no_of_words] => 15042
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17898263
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/898263 | Two-stage high speed level shifter | Aug 28, 2022 | Issued |
Array
(
[id] => 18999693
[patent_doc_number] => 11916556
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2024-02-27
[patent_title] => Method of operation for a data latch circuit
[patent_app_type] => utility
[patent_app_number] => 17/896479
[patent_app_country] => US
[patent_app_date] => 2022-08-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 7026
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17896479
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/896479 | Method of operation for a data latch circuit | Aug 25, 2022 | Issued |
Array
(
[id] => 18555954
[patent_doc_number] => 20230253971
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-08-10
[patent_title] => DELAY LOCKED LOOP INCLUDING REPLICA FINE DELAY CIRCUIT AND MEMORY DEVICE INCLUDING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/888199
[patent_app_country] => US
[patent_app_date] => 2022-08-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8216
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17888199
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/888199 | Delay locked loop including replica fine delay circuit and memory device including the same | Aug 14, 2022 | Issued |
Array
(
[id] => 18797465
[patent_doc_number] => 11831310
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-11-28
[patent_title] => Level shifting circuit and method
[patent_app_type] => utility
[patent_app_number] => 17/883257
[patent_app_country] => US
[patent_app_date] => 2022-08-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 12
[patent_no_of_words] => 16043
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17883257
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/883257 | Level shifting circuit and method | Aug 7, 2022 | Issued |
Array
(
[id] => 18561299
[patent_doc_number] => 11726542
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-08-15
[patent_title] => Power management circuit and method
[patent_app_type] => utility
[patent_app_number] => 17/883266
[patent_app_country] => US
[patent_app_date] => 2022-08-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 15
[patent_no_of_words] => 11991
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17883266
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/883266 | Power management circuit and method | Aug 7, 2022 | Issued |
Array
(
[id] => 18782757
[patent_doc_number] => 11824533
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2023-11-21
[patent_title] => Level-conversion circuits utilizing level-dependent inverter supply voltages
[patent_app_type] => utility
[patent_app_number] => 17/814752
[patent_app_country] => US
[patent_app_date] => 2022-07-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 18
[patent_no_of_words] => 3726
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 48
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17814752
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/814752 | Level-conversion circuits utilizing level-dependent inverter supply voltages | Jul 24, 2022 | Issued |
Array
(
[id] => 17985756
[patent_doc_number] => 20220351793
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-11-03
[patent_title] => SHIFT REGISTER CIRCUIT, ACTIVE MATRIX SUBSTRATE, AND DISPLAY APPARATUS
[patent_app_type] => utility
[patent_app_number] => 17/865270
[patent_app_country] => US
[patent_app_date] => 2022-07-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10570
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -4
[patent_words_short_claim] => 434
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17865270
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/865270 | Shift register circuit, active matrix substrate, and display apparatus | Jul 13, 2022 | Issued |
Array
(
[id] => 17963292
[patent_doc_number] => 20220343873
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-27
[patent_title] => Driver Circuit, Display Device, And Electronic Device
[patent_app_type] => utility
[patent_app_number] => 17/862464
[patent_app_country] => US
[patent_app_date] => 2022-07-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 35393
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -3
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17862464
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/862464 | Driver circuit, display device, and electronic device | Jul 11, 2022 | Issued |
Array
(
[id] => 20530723
[patent_doc_number] => 12549167
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-02-10
[patent_title] => Sampling signals
[patent_app_type] => utility
[patent_app_number] => 18/570902
[patent_app_country] => US
[patent_app_date] => 2022-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 0
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 217
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18570902
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/570902 | Sampling signals | Jun 26, 2022 | Issued |
Array
(
[id] => 19183598
[patent_doc_number] => 11990194
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-05-21
[patent_title] => Shift register having low power mode
[patent_app_type] => utility
[patent_app_number] => 17/842790
[patent_app_country] => US
[patent_app_date] => 2022-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5863
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17842790
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/842790 | Shift register having low power mode | Jun 16, 2022 | Issued |
Array
(
[id] => 18984035
[patent_doc_number] => 11909227
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-02-20
[patent_title] => Power transmitting apparatus, power receiving apparatus, control method therefor, and storage medium
[patent_app_type] => utility
[patent_app_number] => 17/835832
[patent_app_country] => US
[patent_app_date] => 2022-06-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 10
[patent_no_of_words] => 10279
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 144
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17835832
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/835832 | Power transmitting apparatus, power receiving apparatus, control method therefor, and storage medium | Jun 7, 2022 | Issued |
Array
(
[id] => 18493243
[patent_doc_number] => 11698658
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2023-07-11
[patent_title] => Skew-correcting clock buffer
[patent_app_type] => utility
[patent_app_number] => 17/833306
[patent_app_country] => US
[patent_app_date] => 2022-06-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4775
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17833306
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/833306 | Skew-correcting clock buffer | Jun 5, 2022 | Issued |
Array
(
[id] => 17811663
[patent_doc_number] => 20220263498
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-08-18
[patent_title] => CIRCUIT AND ELECTRONIC DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/739503
[patent_app_country] => US
[patent_app_date] => 2022-05-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2757
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 48
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17739503
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/739503 | CIRCUIT AND ELECTRONIC DEVICE | May 8, 2022 | Abandoned |