Paul Dinh

Array ( [id] => 4260431 [patent_doc_number] => 06208194 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-03-27 [patent_title] => 'Synchronous rectifier MOFSET with controlled channel voltage drop' [patent_app_type] => 1 [patent_app_number] => 9/224271 [patent_app_country] => US [patent_app_date] => 1998-12-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4200 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 34 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/208/06208194.pdf [firstpage_image] =>[orig_patent_app_number] => 224271 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4139629 [patent_doc_number] => 06147522 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-11-14 [patent_title] => 'Reference voltage circuitry for use in switched-capacitor applications' [patent_app_type] => 1 [patent_app_number] => 9/224390 [patent_app_country] => US [patent_app_date] => 1998-12-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 13 [patent_no_of_words] => 4938 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 47 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/147/06147522.pdf [firstpage_image] =>[orig_patent_app_number] => 224390 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4091394 [patent_doc_number] => 06163178 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-12-19 [patent_title] => 'Impedance controlled output driver' [patent_app_type] => 1 [patent_app_number] => 9/222590 [patent_app_country] => US [patent_app_date] => 1998-12-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 26 [patent_no_of_words] => 9149 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 69 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/163/06163178.pdf [firstpage_image] =>[orig_patent_app_number] => 222590 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4091772 [patent_doc_number] => 06163204 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-12-19 [patent_title] => 'Fast AC sensor for detecting power outages' [patent_app_type] => 1 [patent_app_number] => 9/203439 [patent_app_country] => US [patent_app_date] => 1998-12-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5147 [patent_no_of_claims] => 43 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 82 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/163/06163204.pdf [firstpage_image] =>[orig_patent_app_number] => 203439 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4097137 [patent_doc_number] => 06133769 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-10-17 [patent_title] => 'Phase locked loop with a lock detector' [patent_app_type] => 1 [patent_app_number] => 9/201081 [patent_app_country] => US [patent_app_date] => 1998-11-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 5539 [patent_no_of_claims] => 36 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 109 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/133/06133769.pdf [firstpage_image] =>[orig_patent_app_number] => 201081 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4097151 [patent_doc_number] => 06133770 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-10-17 [patent_title] => 'Phase locked loop circuit' [patent_app_type] => 1 [patent_app_number] => 9/203179 [patent_app_country] => US [patent_app_date] => 1998-11-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 4865 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 158 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/133/06133770.pdf [firstpage_image] =>[orig_patent_app_number] => 203179 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4191751 [patent_doc_number] => 06150854 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-11-21 [patent_title] => 'Circuit arrangement for switching an inductive load' [patent_app_type] => 1 [patent_app_number] => 9/197007 [patent_app_country] => US [patent_app_date] => 1998-11-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 1447 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 108 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/150/06150854.pdf [firstpage_image] =>[orig_patent_app_number] => 197007 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4361631 [patent_doc_number] => 06292046 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-09-18 [patent_title] => 'CMOS electrostatic discharge protection circuit with minimal loading for high speed circuit applications' [patent_app_type] => 1 [patent_app_number] => 9/163675 [patent_app_country] => US [patent_app_date] => 1998-09-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 3219 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 30 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/292/06292046.pdf [firstpage_image] =>[orig_patent_app_number] => 163675 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1456612 [patent_doc_number] => 06457069 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-09-24 [patent_title] => 'Method and apparatus for providing support for dynamic resource assignment and configuration of peripheral devices when enabling or disabling plug-and-play aware operating systems' [patent_app_type] => B1 [patent_app_number] => 09/121448 [patent_app_country] => US [patent_app_date] => 1998-07-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 10 [patent_no_of_words] => 15514 [patent_no_of_claims] => 69 [patent_no_of_ind_claims] => 12 [patent_words_short_claim] => 67 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/457/06457069.pdf [firstpage_image] =>[orig_patent_app_number] => 09121448 [rel_patent_id] =>[rel_patent_doc_number] =>)