Paul Dinh

Array ( [id] => 1495711 [patent_doc_number] => 06342805 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-01-29 [patent_title] => 'System and method for selectively connecting one of at least two outputs of an associated circuit to an output node' [patent_app_type] => B1 [patent_app_number] => 09/594240 [patent_app_country] => US [patent_app_date] => 2000-06-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 5542 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 114 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/342/06342805.pdf [firstpage_image] =>[orig_patent_app_number] => 09594240 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1597809 [patent_doc_number] => 06384637 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-05-07 [patent_title] => 'Differential amplifier with selectable hysteresis and buffered filter' [patent_app_type] => B1 [patent_app_number] => 09/588437 [patent_app_country] => US [patent_app_date] => 2000-06-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 3406 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 164 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/384/06384637.pdf [firstpage_image] =>[orig_patent_app_number] => 09588437 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1544976 [patent_doc_number] => 06373319 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-04-16 [patent_title] => 'Bistable high-voltage bidirectional switch' [patent_app_type] => B1 [patent_app_number] => 09/587940 [patent_app_country] => US [patent_app_date] => 2000-06-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 14 [patent_no_of_words] => 4768 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 108 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/373/06373319.pdf [firstpage_image] =>[orig_patent_app_number] => 09587940 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1525085 [patent_doc_number] => 06415426 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-07-02 [patent_title] => 'Dynamic weighting and/or target zone analysis in timing driven placement of cells of an integrated circuit design' [patent_app_type] => B1 [patent_app_number] => 09/586217 [patent_app_country] => US [patent_app_date] => 2000-06-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 8 [patent_no_of_words] => 16122 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 230 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/415/06415426.pdf [firstpage_image] =>[orig_patent_app_number] => 09586217 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4312588 [patent_doc_number] => 06252441 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-06-26 [patent_title] => 'Synchronous data sampling circuit' [patent_app_type] => 1 [patent_app_number] => 9/585443 [patent_app_country] => US [patent_app_date] => 2000-06-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 3760 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 179 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/252/06252441.pdf [firstpage_image] =>[orig_patent_app_number] => 585443 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1481499 [patent_doc_number] => 06452433 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-09-17 [patent_title] => 'High phase margin low power flip-flop' [patent_app_type] => B1 [patent_app_number] => 09/583441 [patent_app_country] => US [patent_app_date] => 2000-05-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 12 [patent_no_of_words] => 7346 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 147 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/452/06452433.pdf [firstpage_image] =>[orig_patent_app_number] => 09583441 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4268284 [patent_doc_number] => 06259296 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-07-10 [patent_title] => 'Voltage comparator' [patent_app_type] => 1 [patent_app_number] => 9/583964 [patent_app_country] => US [patent_app_date] => 2000-05-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 1858 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 67 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/259/06259296.pdf [firstpage_image] =>[orig_patent_app_number] => 583964 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1573914 [patent_doc_number] => 06499135 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-12-24 [patent_title] => 'Computer aided design flow to locate grounded fill in a large scale integrated circuit' [patent_app_type] => B1 [patent_app_number] => 09/579109 [patent_app_country] => US [patent_app_date] => 2000-05-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 13 [patent_no_of_words] => 7242 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 174 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/499/06499135.pdf [firstpage_image] =>[orig_patent_app_number] => 09579109 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1432437 [patent_doc_number] => 06505329 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-01-07 [patent_title] => 'Semiconductor device designing method and apparatus, and memory medium that is stored with macro information' [patent_app_type] => B1 [patent_app_number] => 09/579303 [patent_app_country] => US [patent_app_date] => 2000-05-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 11 [patent_no_of_words] => 7968 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 212 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/505/06505329.pdf [firstpage_image] =>[orig_patent_app_number] => 09579303 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7635865 [patent_doc_number] => 06380795 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-04-30 [patent_title] => 'Semiconductor integrated circuit' [patent_app_type] => B1 [patent_app_number] => 09/576997 [patent_app_country] => US [patent_app_date] => 2000-05-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 4202 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 23 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/380/06380795.pdf [firstpage_image] =>[orig_patent_app_number] => 09576997 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1476874 [patent_doc_number] => 06388487 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-05-14 [patent_title] => 'Schmitt circuit' [patent_app_type] => B1 [patent_app_number] => 09/576765 [patent_app_country] => US [patent_app_date] => 2000-05-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 14 [patent_no_of_words] => 9473 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 144 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/388/06388487.pdf [firstpage_image] =>[orig_patent_app_number] => 09576765 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4268452 [patent_doc_number] => 06259308 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-07-10 [patent_title] => 'Optical coupling semiconductor switching circuit' [patent_app_type] => 1 [patent_app_number] => 9/576712 [patent_app_country] => US [patent_app_date] => 2000-05-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 4210 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 131 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/259/06259308.pdf [firstpage_image] =>[orig_patent_app_number] => 576712 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1472278 [patent_doc_number] => 06407616 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-06-18 [patent_title] => 'Temperature compensation circuit for an electronic device' [patent_app_type] => B1 [patent_app_number] => 09/577739 [patent_app_country] => US [patent_app_date] => 2000-05-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 15 [patent_no_of_words] => 3775 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 87 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/407/06407616.pdf [firstpage_image] =>[orig_patent_app_number] => 09577739 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1551317 [patent_doc_number] => 06346832 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-02-12 [patent_title] => 'Multi-channel signaling' [patent_app_type] => B1 [patent_app_number] => 09/575257 [patent_app_country] => US [patent_app_date] => 2000-05-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 4001 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 74 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/346/06346832.pdf [firstpage_image] =>[orig_patent_app_number] => 09575257 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1596167 [patent_doc_number] => 06484298 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-11-19 [patent_title] => 'Method and apparatus for automatic timing-driven implementation of a circuit design' [patent_app_type] => B1 [patent_app_number] => 09/574641 [patent_app_country] => US [patent_app_date] => 2000-05-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2860 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 98 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/484/06484298.pdf [firstpage_image] =>[orig_patent_app_number] => 09574641 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1487438 [patent_doc_number] => 06366153 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-04-02 [patent_title] => 'Thermal management of an electronic switch' [patent_app_type] => B1 [patent_app_number] => 09/567527 [patent_app_country] => US [patent_app_date] => 2000-05-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 2596 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 114 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/366/06366153.pdf [firstpage_image] =>[orig_patent_app_number] => 09567527 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1396661 [patent_doc_number] => 06567956 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-05-20 [patent_title] => 'Method for performing electrical rules checks on digital circuits with mutually exclusive signals' [patent_app_type] => B1 [patent_app_number] => 09/566765 [patent_app_country] => US [patent_app_date] => 2000-05-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 8 [patent_no_of_words] => 3225 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 93 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/567/06567956.pdf [firstpage_image] =>[orig_patent_app_number] => 09566765 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1437004 [patent_doc_number] => 06356136 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-03-12 [patent_title] => 'Nonlinear resistor circuit using capacitively-coupled multi-input MOSFETS' [patent_app_type] => B1 [patent_app_number] => 09/529657 [patent_app_country] => US [patent_app_date] => 2000-04-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 48 [patent_no_of_words] => 7104 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 281 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/356/06356136.pdf [firstpage_image] =>[orig_patent_app_number] => 09529657 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1419639 [patent_doc_number] => 06546528 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-04-08 [patent_title] => 'System and method for evaluation of electric characteristics of printed-circuit boards' [patent_app_type] => B1 [patent_app_number] => 09/551838 [patent_app_country] => US [patent_app_date] => 2000-04-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 36 [patent_no_of_words] => 9581 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 16 [patent_words_short_claim] => 97 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/546/06546528.pdf [firstpage_image] =>[orig_patent_app_number] => 09551838 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1476902 [patent_doc_number] => 06388496 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-05-14 [patent_title] => 'Semiconductor output circuit' [patent_app_type] => B1 [patent_app_number] => 09/549512 [patent_app_country] => US [patent_app_date] => 2000-04-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 35 [patent_no_of_words] => 11575 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 158 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/388/06388496.pdf [firstpage_image] =>[orig_patent_app_number] => 09549512 [rel_patent_id] =>[rel_patent_doc_number] =>)