
Paul E. Patton
Examiner (ID: 3173, Phone: (571)272-9762 , Office: P/2822 )
| Most Active Art Unit | 2822 |
| Art Unit(s) | 2112, 2822, 2809 |
| Total Applications | 977 |
| Issued Applications | 886 |
| Pending Applications | 1 |
| Abandoned Applications | 94 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 10876816
[patent_doc_number] => 08901606
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-12-02
[patent_title] => 'Pseudomorphic high electron mobility transistor (pHEMT) comprising low temperature buffer layer'
[patent_app_type] => utility
[patent_app_number] => 13/459864
[patent_app_country] => US
[patent_app_date] => 2012-04-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5107
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 46
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13459864
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/459864 | Pseudomorphic high electron mobility transistor (pHEMT) comprising low temperature buffer layer | Apr 29, 2012 | Issued |
Array
(
[id] => 9216216
[patent_doc_number] => 08629016
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2014-01-14
[patent_title] => 'Multiple transistor types formed in a common epitaxial layer by differential out-diffusion from a doped underlayer'
[patent_app_type] => utility
[patent_app_number] => 13/459971
[patent_app_country] => US
[patent_app_date] => 2012-04-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 10
[patent_no_of_words] => 9507
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13459971
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/459971 | Multiple transistor types formed in a common epitaxial layer by differential out-diffusion from a doped underlayer | Apr 29, 2012 | Issued |
Array
(
[id] => 8694694
[patent_doc_number] => 20130056704
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-03-07
[patent_title] => 'SINGLE-PHOTON GENERATOR AND METHOD OF ENHANCEMENT OF BROADBAND SINGLE-PHOTON EMISSION'
[patent_app_type] => utility
[patent_app_number] => 13/459623
[patent_app_country] => US
[patent_app_date] => 2012-04-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2466
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13459623
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/459623 | SINGLE-PHOTON GENERATOR AND METHOD OF ENHANCEMENT OF BROADBAND SINGLE-PHOTON EMISSION | Apr 29, 2012 | Abandoned |
Array
(
[id] => 8834998
[patent_doc_number] => 08450755
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-05-28
[patent_title] => 'Light emitting device'
[patent_app_type] => utility
[patent_app_number] => 13/449365
[patent_app_country] => US
[patent_app_date] => 2012-04-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 28
[patent_no_of_words] => 15941
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13449365
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/449365 | Light emitting device | Apr 17, 2012 | Issued |
Array
(
[id] => 8933141
[patent_doc_number] => 08492843
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-07-23
[patent_title] => 'Lateral hyperabrupt junction varactor diode in an SOI substrate'
[patent_app_type] => utility
[patent_app_number] => 13/449419
[patent_app_country] => US
[patent_app_date] => 2012-04-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 10862
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13449419
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/449419 | Lateral hyperabrupt junction varactor diode in an SOI substrate | Apr 17, 2012 | Issued |
Array
(
[id] => 9654260
[patent_doc_number] => 20140225265
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-08-14
[patent_title] => 'FUNCTIONAL MATERIAL SYSTEMS AND PROCESSES FOR PACKAGE-LEVEL INTERCONNECTS'
[patent_app_type] => utility
[patent_app_number] => 13/976192
[patent_app_country] => US
[patent_app_date] => 2012-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6333
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13976192
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/976192 | Functional material systems and processes for package-level interconnects | Mar 28, 2012 | Issued |
Array
(
[id] => 9898919
[patent_doc_number] => 20150054118
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-02-26
[patent_title] => 'SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/383942
[patent_app_country] => US
[patent_app_date] => 2012-03-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 8283
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14383942
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/383942 | Semiconductor device | Mar 21, 2012 | Issued |
Array
(
[id] => 9402290
[patent_doc_number] => 08692344
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-04-08
[patent_title] => 'Back side illuminated image sensor architecture, and method of making same'
[patent_app_type] => utility
[patent_app_number] => 13/423045
[patent_app_country] => US
[patent_app_date] => 2012-03-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 32
[patent_no_of_words] => 6529
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13423045
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/423045 | Back side illuminated image sensor architecture, and method of making same | Mar 15, 2012 | Issued |
Array
(
[id] => 8749820
[patent_doc_number] => 08415653
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-04-09
[patent_title] => 'Single mask adder phase change memory element'
[patent_app_type] => utility
[patent_app_number] => 13/419522
[patent_app_country] => US
[patent_app_date] => 2012-03-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 3695
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13419522
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/419522 | Single mask adder phase change memory element | Mar 13, 2012 | Issued |
Array
(
[id] => 8261853
[patent_doc_number] => 20120161285
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-06-28
[patent_title] => 'Reducing High-Frequency Signal Loss in Substrates'
[patent_app_type] => utility
[patent_app_number] => 13/412553
[patent_app_country] => US
[patent_app_date] => 2012-03-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 3099
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13412553
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/412553 | Reducing high-frequency signal loss in substrates | Mar 4, 2012 | Issued |
Array
(
[id] => 9957883
[patent_doc_number] => 09006086
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-04-14
[patent_title] => 'Stress regulated semiconductor devices and associated methods'
[patent_app_type] => utility
[patent_app_number] => 13/412493
[patent_app_country] => US
[patent_app_date] => 2012-03-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 16
[patent_no_of_words] => 11013
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13412493
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/412493 | Stress regulated semiconductor devices and associated methods | Mar 4, 2012 | Issued |
Array
(
[id] => 8249025
[patent_doc_number] => 20120153343
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-06-21
[patent_title] => 'METHODS OF FORMING LIGHT EMITTING DEVICES HAVING CURRENT REDUCING STRUCTURES'
[patent_app_type] => utility
[patent_app_number] => 13/406251
[patent_app_country] => US
[patent_app_date] => 2012-02-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 10456
[patent_no_of_claims] => 54
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0153/20120153343.pdf
[firstpage_image] =>[orig_patent_app_number] => 13406251
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/406251 | Methods of forming light emitting devices having current reducing structures | Feb 26, 2012 | Issued |
Array
(
[id] => 8555056
[patent_doc_number] => 08329528
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-12-11
[patent_title] => 'Semiconductor device and method of manufacturing semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 13/397885
[patent_app_country] => US
[patent_app_date] => 2012-02-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 39
[patent_no_of_words] => 12591
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 299
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13397885
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/397885 | Semiconductor device and method of manufacturing semiconductor device | Feb 15, 2012 | Issued |
Array
(
[id] => 8664344
[patent_doc_number] => 08377805
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-02-19
[patent_title] => 'Semiconductor thin film, thin film transistor, method for manufacturing same, and manufacturing equipment of semiconductor thin film'
[patent_app_type] => utility
[patent_app_number] => 13/359406
[patent_app_country] => US
[patent_app_date] => 2012-01-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 38
[patent_no_of_words] => 14623
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 36
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13359406
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/359406 | Semiconductor thin film, thin film transistor, method for manufacturing same, and manufacturing equipment of semiconductor thin film | Jan 25, 2012 | Issued |
Array
(
[id] => 8426567
[patent_doc_number] => 20120248442
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-10-04
[patent_title] => 'METHOD OF FORMING A FINE PATTERN, DISPLAY SUBSTRATE, AND METHOD OF MANUFACTURING THE SAME USING THE METHOD OF FORMING A FINE PATTERN'
[patent_app_type] => utility
[patent_app_number] => 13/349487
[patent_app_country] => US
[patent_app_date] => 2012-01-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 4432
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13349487
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/349487 | Method of forming a fine pattern, display substrate, and method of manufacturing the same using the method of forming a fine pattern | Jan 11, 2012 | Issued |
Array
(
[id] => 9086221
[patent_doc_number] => 08557648
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-10-15
[patent_title] => 'Recessed source and drain regions for FinFETs'
[patent_app_type] => utility
[patent_app_number] => 13/348188
[patent_app_country] => US
[patent_app_date] => 2012-01-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 13
[patent_no_of_words] => 3537
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13348188
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/348188 | Recessed source and drain regions for FinFETs | Jan 10, 2012 | Issued |
Array
(
[id] => 9414162
[patent_doc_number] => 08698199
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-04-15
[patent_title] => 'FinFET structure'
[patent_app_type] => utility
[patent_app_number] => 13/347707
[patent_app_country] => US
[patent_app_date] => 2012-01-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 12
[patent_no_of_words] => 2553
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13347707
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/347707 | FinFET structure | Jan 10, 2012 | Issued |
Array
(
[id] => 8610224
[patent_doc_number] => 20130015535
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-01-17
[patent_title] => 'Configuration and Fabrication of Semiconductor Structure Having Asymmetric Field-effect Transistor with Tailored Pocket Portion Along Source/Drain Zone'
[patent_app_type] => utility
[patent_app_number] => 13/348577
[patent_app_country] => US
[patent_app_date] => 2012-01-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 100
[patent_figures_cnt] => 100
[patent_no_of_words] => 132297
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13348577
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/348577 | Configuration and fabrication of semiconductor structure having asymmetric field-effect transistor with tailored pocket portion along source/drain zone | Jan 10, 2012 | Issued |
Array
(
[id] => 8166108
[patent_doc_number] => 20120104428
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-05-03
[patent_title] => 'SIDE VIEW SURFACE MOUNT LED'
[patent_app_type] => utility
[patent_app_number] => 13/347243
[patent_app_country] => US
[patent_app_date] => 2012-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5224
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0104/20120104428.pdf
[firstpage_image] =>[orig_patent_app_number] => 13347243
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/347243 | Side view surface mount LED | Jan 9, 2012 | Issued |
Array
(
[id] => 8299004
[patent_doc_number] => 20120181559
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-07-19
[patent_title] => 'LIGHT-EMITTING DEVICE PACKAGE'
[patent_app_type] => utility
[patent_app_number] => 13/347163
[patent_app_country] => US
[patent_app_date] => 2012-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5257
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13347163
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/347163 | Light-emitting device package | Jan 9, 2012 | Issued |