Paul J Killos
Examiner (ID: 3380)
Most Active Art Unit | 1206 |
Art Unit(s) | 1623, 1625, 1206, 1204, 1621 |
Total Applications | 2978 |
Issued Applications | 2595 |
Pending Applications | 134 |
Abandoned Applications | 247 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 18812484
[patent_doc_number] => 20230386821
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-30
[patent_title] => INTERCONNECT STRUCTURE FOR SEMICONDUCTOR DEVICES
[patent_app_type] => utility
[patent_app_number] => 18/359552
[patent_app_country] => US
[patent_app_date] => 2023-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6351
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18359552
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/359552 | INTERCONNECT STRUCTURE FOR SEMICONDUCTOR DEVICES | Jul 25, 2023 | Pending |
Array
(
[id] => 18757743
[patent_doc_number] => 20230361206
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-09
[patent_title] => HEMT AND METHOD OF FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/221409
[patent_app_country] => US
[patent_app_date] => 2023-07-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3022
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18221409
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/221409 | HEMT AND METHOD OF FABRICATING THE SAME | Jul 12, 2023 | Pending |
Array
(
[id] => 18280880
[patent_doc_number] => 20230096352
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-30
[patent_title] => METHOD FOR POROSIFYING A MATERIAL AND SEMICONDUCTOR STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 18/060317
[patent_app_country] => US
[patent_app_date] => 2022-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12021
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18060317
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/060317 | METHOD FOR POROSIFYING A MATERIAL AND SEMICONDUCTOR STRUCTURE | Nov 29, 2022 | Pending |
Array
(
[id] => 18533160
[patent_doc_number] => 20230238235
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-07-27
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING SAME
[patent_app_type] => utility
[patent_app_number] => 17/746452
[patent_app_country] => US
[patent_app_date] => 2022-05-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6359
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17746452
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/746452 | SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING SAME | May 16, 2022 | Pending |
Array
(
[id] => 17855176
[patent_doc_number] => 20220285219
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-08
[patent_title] => SEMICONDUCTOR CHIP, PROCESSED WAFER, AND METHOD FOR MANUFACTURING SEMICONDUCTOR CHIP
[patent_app_type] => utility
[patent_app_number] => 17/680464
[patent_app_country] => US
[patent_app_date] => 2022-02-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6389
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 50
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17680464
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/680464 | SEMICONDUCTOR CHIP, PROCESSED WAFER, AND METHOD FOR MANUFACTURING SEMICONDUCTOR CHIP | Feb 24, 2022 | Pending |
Array
(
[id] => 18146283
[patent_doc_number] => 20230020140
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-01-19
[patent_title] => SEMICONDUCTOR TEST STRUCTURE AND METHOD FOR MANUFACTURING SAME
[patent_app_type] => utility
[patent_app_number] => 17/648799
[patent_app_country] => US
[patent_app_date] => 2022-01-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4947
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17648799
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/648799 | SEMICONDUCTOR TEST STRUCTURE AND METHOD FOR MANUFACTURING SAME | Jan 23, 2022 | Pending |
Array
(
[id] => 17630772
[patent_doc_number] => 20220165787
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-05-26
[patent_title] => DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/519072
[patent_app_country] => US
[patent_app_date] => 2021-11-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6566
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17519072
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/519072 | DISPLAY DEVICE | Nov 3, 2021 | Pending |
Array
(
[id] => 17738242
[patent_doc_number] => 20220223704
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-07-14
[patent_title] => SEMICONDUCTOR STRUCTURE AND FORMATION METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/451597
[patent_app_country] => US
[patent_app_date] => 2021-10-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4073
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17451597
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/451597 | SEMICONDUCTOR STRUCTURE AND FORMATION METHOD THEREOF | Oct 19, 2021 | Pending |
Array
(
[id] => 17917909
[patent_doc_number] => 20220320305
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-06
[patent_title] => SEMICONDUCTOR MEMORY DEVICE AND MANUFACTURING METHOD OF SEMICONDUCTOR MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/483215
[patent_app_country] => US
[patent_app_date] => 2021-09-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6894
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17483215
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/483215 | SEMICONDUCTOR MEMORY DEVICE AND MANUFACTURING METHOD OF SEMICONDUCTOR MEMORY DEVICE | Sep 22, 2021 | Pending |
Array
(
[id] => 18226240
[patent_doc_number] => 20230065234
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-02
[patent_title] => ISOLATION STRUCTURES OF SEMICONDUCTOR DEVICES
[patent_app_type] => utility
[patent_app_number] => 17/459476
[patent_app_country] => US
[patent_app_date] => 2021-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10575
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 50
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17459476
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/459476 | ISOLATION STRUCTURES OF SEMICONDUCTOR DEVICES | Aug 26, 2021 | Pending |
Array
(
[id] => 17765110
[patent_doc_number] => 20220238723
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-07-28
[patent_title] => SEMICONDUCTOR DEVICES
[patent_app_type] => utility
[patent_app_number] => 17/398504
[patent_app_country] => US
[patent_app_date] => 2021-08-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11635
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17398504
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/398504 | SEMICONDUCTOR DEVICES | Aug 9, 2021 | Pending |
Array
(
[id] => 17246965
[patent_doc_number] => 20210366710
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-11-25
[patent_title] => METHOD FOR MANUFACTURING SEMICONDUCTOR CRYSTALLINE THIN FILM AND LASER ANNEALING SYSTEM
[patent_app_type] => utility
[patent_app_number] => 17/392926
[patent_app_country] => US
[patent_app_date] => 2021-08-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 20001
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17392926
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/392926 | METHOD FOR MANUFACTURING SEMICONDUCTOR CRYSTALLINE THIN FILM AND LASER ANNEALING SYSTEM | Aug 2, 2021 | Pending |
Array
(
[id] => 17247427
[patent_doc_number] => 20210367172
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-11-25
[patent_title] => DEVICE HAVING RESIN SUBSTRATE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/391518
[patent_app_country] => US
[patent_app_date] => 2021-08-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6076
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17391518
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/391518 | DEVICE HAVING RESIN SUBSTRATE AND MANUFACTURING METHOD THEREOF | Aug 1, 2021 | Pending |
Array
(
[id] => 19569373
[patent_doc_number] => 12144163
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-11-12
[patent_title] => Selective double diffusion break structures for multi-stack semiconductor device
[patent_app_type] => utility
[patent_app_number] => 17/382060
[patent_app_country] => US
[patent_app_date] => 2021-07-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 13
[patent_no_of_words] => 9227
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 250
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17382060
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/382060 | Selective double diffusion break structures for multi-stack semiconductor device | Jul 20, 2021 | Issued |
Array
(
[id] => 18140670
[patent_doc_number] => 20230014509
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-01-19
[patent_title] => SOFT ASHING PROCESS FOR FORMING PROTECTIVE LAYER ON CONDUCTIVE CAP LAYER OF SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/377864
[patent_app_country] => US
[patent_app_date] => 2021-07-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6627
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17377864
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/377864 | Soft ashing process for forming protective layer on conductive cap layer of semiconductor device | Jul 15, 2021 | Issued |
Array
(
[id] => 17359851
[patent_doc_number] => 20220020647
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-01-20
[patent_title] => SELF-LIMITING MANUFACTURING TECHNIQUES TO PREVENT ELECTRICAL SHORTS IN A COMPLEMENTARY FIELD EFFECT TRANSISTOR (CFET)
[patent_app_type] => utility
[patent_app_number] => 17/372254
[patent_app_country] => US
[patent_app_date] => 2021-07-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7712
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 165
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17372254
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/372254 | Self-limiting manufacturing techniques to prevent electrical shorts in a complementary field effect transistor (CFET) | Jul 8, 2021 | Issued |
Array
(
[id] => 17917915
[patent_doc_number] => 20220320311
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-06
[patent_title] => SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/358606
[patent_app_country] => US
[patent_app_date] => 2021-06-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10778
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17358606
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/358606 | Semiconductor device and manufacturing method thereof | Jun 24, 2021 | Issued |
Array
(
[id] => 18081044
[patent_doc_number] => 20220406656
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-12-22
[patent_title] => SEMICONDUCTOR STRUCTURE AND METHOD FOR FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/350106
[patent_app_country] => US
[patent_app_date] => 2021-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8882
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17350106
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/350106 | SEMICONDUCTOR STRUCTURE AND METHOD FOR FORMING THE SAME | Jun 16, 2021 | Pending |
Array
(
[id] => 18907920
[patent_doc_number] => 20240023405
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-01-18
[patent_title] => OLED DISPLAY PANEL
[patent_app_type] => utility
[patent_app_number] => 17/431444
[patent_app_country] => US
[patent_app_date] => 2021-06-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8133
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17431444
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/431444 | OLED DISPLAY PANEL | Jun 9, 2021 | Pending |
Array
(
[id] => 17389666
[patent_doc_number] => 20220037518
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-02-03
[patent_title] => Gallium Nitride-Based Device with Step-Wise Field Plate and Method Making the Same
[patent_app_type] => utility
[patent_app_number] => 17/343153
[patent_app_country] => US
[patent_app_date] => 2021-06-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8864
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17343153
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/343153 | Gallium Nitride-Based Device with Step-Wise Field Plate and Method Making the Same | Jun 8, 2021 | Pending |