Paul J Killos
Examiner (ID: 14937)
Most Active Art Unit | 1206 |
Art Unit(s) | 1623, 1621, 1625, 1204, 1206 |
Total Applications | 2978 |
Issued Applications | 2595 |
Pending Applications | 134 |
Abandoned Applications | 247 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 7447913
[patent_doc_number] => 20040164338
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-08-26
[patent_title] => 'Semiconductor device and method for fabricating the same'
[patent_app_type] => new
[patent_app_number] => 10/420758
[patent_app_country] => US
[patent_app_date] => 2003-04-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 5101
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 64
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0164/20040164338.pdf
[firstpage_image] =>[orig_patent_app_number] => 10420758
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/420758 | Semiconductor device and method for fabricating the same | Apr 22, 2003 | Abandoned |
Array
(
[id] => 6723434
[patent_doc_number] => 20030205746
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-11-06
[patent_title] => 'Semiconductor device and method for fabricating the same'
[patent_app_type] => new
[patent_app_number] => 10/418119
[patent_app_country] => US
[patent_app_date] => 2003-04-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 31
[patent_figures_cnt] => 31
[patent_no_of_words] => 16188
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0205/20030205746.pdf
[firstpage_image] =>[orig_patent_app_number] => 10418119
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/418119 | Semiconductor device with a capacitor having upper and lower shield layers | Apr 17, 2003 | Issued |
Array
(
[id] => 7411974
[patent_doc_number] => 20040207086
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-10-21
[patent_title] => 'MAGNETICALLY LINED CONDUCTORS'
[patent_app_type] => new
[patent_app_number] => 10/249528
[patent_app_country] => US
[patent_app_date] => 2003-04-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 4853
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0207/20040207086.pdf
[firstpage_image] =>[orig_patent_app_number] => 10249528
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/249528 | Magnetically lined conductors | Apr 16, 2003 | Issued |
Array
(
[id] => 7616703
[patent_doc_number] => 06946739
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-09-20
[patent_title] => 'Layered semiconductor devices with conductive vias'
[patent_app_type] => utility
[patent_app_number] => 10/249448
[patent_app_country] => US
[patent_app_date] => 2003-04-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 12
[patent_no_of_words] => 6322
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/946/06946739.pdf
[firstpage_image] =>[orig_patent_app_number] => 10249448
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/249448 | Layered semiconductor devices with conductive vias | Apr 9, 2003 | Issued |
Array
(
[id] => 708755
[patent_doc_number] => 07061100
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-06-13
[patent_title] => 'Semiconductor built-in millimeter-wave band module'
[patent_app_type] => utility
[patent_app_number] => 10/405524
[patent_app_country] => US
[patent_app_date] => 2003-04-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 29
[patent_no_of_words] => 15758
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 226
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/061/07061100.pdf
[firstpage_image] =>[orig_patent_app_number] => 10405524
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/405524 | Semiconductor built-in millimeter-wave band module | Apr 1, 2003 | Issued |
Array
(
[id] => 683005
[patent_doc_number] => 07081650
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-07-25
[patent_title] => 'Interposer with signal and power supply through vias'
[patent_app_type] => utility
[patent_app_number] => 10/403312
[patent_app_country] => US
[patent_app_date] => 2003-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 15
[patent_no_of_words] => 3550
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/081/07081650.pdf
[firstpage_image] =>[orig_patent_app_number] => 10403312
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/403312 | Interposer with signal and power supply through vias | Mar 30, 2003 | Issued |
Array
(
[id] => 6727693
[patent_doc_number] => 20030183883
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-10-02
[patent_title] => 'Non-volatile semiconductor memory device having memory cell array suitable for high density and high integration'
[patent_app_type] => new
[patent_app_number] => 10/401678
[patent_app_country] => US
[patent_app_date] => 2003-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 11982
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0183/20030183883.pdf
[firstpage_image] =>[orig_patent_app_number] => 10401678
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/401678 | Non-volatile semiconductor memory device having memory cell array suitable for high density and high integration | Mar 30, 2003 | Abandoned |
Array
(
[id] => 6727764
[patent_doc_number] => 20030183954
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-10-02
[patent_title] => 'Magnetic resin composition and method of processing'
[patent_app_type] => new
[patent_app_number] => 10/389468
[patent_app_country] => US
[patent_app_date] => 2003-03-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2637
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 15
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0183/20030183954.pdf
[firstpage_image] =>[orig_patent_app_number] => 10389468
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/389468 | Magnetic resin composition and method of processing | Mar 13, 2003 | Abandoned |
Array
(
[id] => 7375624
[patent_doc_number] => 20040178493
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-09-16
[patent_title] => 'Voltage island circuit placement'
[patent_app_type] => new
[patent_app_number] => 10/387728
[patent_app_country] => US
[patent_app_date] => 2003-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 1564
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 44
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0178/20040178493.pdf
[firstpage_image] =>[orig_patent_app_number] => 10387728
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/387728 | Voltage island circuit placement | Mar 12, 2003 | Issued |
Array
(
[id] => 756307
[patent_doc_number] => 07019372
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-03-28
[patent_title] => 'Particle detector assembly'
[patent_app_type] => utility
[patent_app_number] => 10/378668
[patent_app_country] => US
[patent_app_date] => 2003-03-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 1770
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 37
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/019/07019372.pdf
[firstpage_image] =>[orig_patent_app_number] => 10378668
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/378668 | Particle detector assembly | Mar 4, 2003 | Issued |
Array
(
[id] => 1138075
[patent_doc_number] => 06780680
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-08-24
[patent_title] => 'Methods of fabricating multilevel leadframes and semiconductor devices'
[patent_app_type] => B2
[patent_app_number] => 10/373115
[patent_app_country] => US
[patent_app_date] => 2003-02-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 24
[patent_no_of_words] => 4392
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 164
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/780/06780680.pdf
[firstpage_image] =>[orig_patent_app_number] => 10373115
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/373115 | Methods of fabricating multilevel leadframes and semiconductor devices | Feb 23, 2003 | Issued |
Array
(
[id] => 1022522
[patent_doc_number] => 06888210
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-05-03
[patent_title] => 'Lateral DMOS transistor having reduced surface field'
[patent_app_type] => utility
[patent_app_number] => 10/360518
[patent_app_country] => US
[patent_app_date] => 2003-02-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 17
[patent_no_of_words] => 4716
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/888/06888210.pdf
[firstpage_image] =>[orig_patent_app_number] => 10360518
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/360518 | Lateral DMOS transistor having reduced surface field | Feb 6, 2003 | Issued |
Array
(
[id] => 1047292
[patent_doc_number] => 06864530
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-03-08
[patent_title] => 'High density flash memory architecture with columnar substrate coding'
[patent_app_type] => utility
[patent_app_number] => 10/360598
[patent_app_country] => US
[patent_app_date] => 2003-02-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 13
[patent_no_of_words] => 5076
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 156
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/864/06864530.pdf
[firstpage_image] =>[orig_patent_app_number] => 10360598
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/360598 | High density flash memory architecture with columnar substrate coding | Feb 5, 2003 | Issued |
Array
(
[id] => 6832790
[patent_doc_number] => 20030160335
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-08-28
[patent_title] => 'FLIP CHIP INTERCONNECTION STRUCTURE AND FABRICATION PROCESS THEREOF'
[patent_app_type] => new
[patent_app_number] => 10/248466
[patent_app_country] => US
[patent_app_date] => 2003-01-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 1824
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 57
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0160/20030160335.pdf
[firstpage_image] =>[orig_patent_app_number] => 10248466
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/248466 | FLIP CHIP INTERCONNECTION STRUCTURE AND FABRICATION PROCESS THEREOF | Jan 21, 2003 | Abandoned |
Array
(
[id] => 761958
[patent_doc_number] => 07012289
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-03-14
[patent_title] => 'Memory cell having a thin insulation collar and memory module'
[patent_app_type] => utility
[patent_app_number] => 10/348148
[patent_app_country] => US
[patent_app_date] => 2003-01-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 5178
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 363
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/012/07012289.pdf
[firstpage_image] =>[orig_patent_app_number] => 10348148
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/348148 | Memory cell having a thin insulation collar and memory module | Jan 20, 2003 | Issued |
Array
(
[id] => 6854175
[patent_doc_number] => 20030127676
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-07-10
[patent_title] => 'Non-volatile memory device and matrix display panel using the same'
[patent_app_type] => new
[patent_app_number] => 10/338828
[patent_app_country] => US
[patent_app_date] => 2003-01-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2525
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 48
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0127/20030127676.pdf
[firstpage_image] =>[orig_patent_app_number] => 10338828
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/338828 | Non-volatile memory device and matrix display panel using the same | Jan 8, 2003 | Issued |
Array
(
[id] => 6785749
[patent_doc_number] => 20030136988
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-07-24
[patent_title] => 'Reduction of damage in semiconductor container capacitors'
[patent_app_type] => new
[patent_app_number] => 10/338286
[patent_app_country] => US
[patent_app_date] => 2003-01-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 8412
[patent_no_of_claims] => 69
[patent_no_of_ind_claims] => 12
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0136/20030136988.pdf
[firstpage_image] =>[orig_patent_app_number] => 10338286
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/338286 | Methods of forming semiconductor capacitors and memory devices | Jan 7, 2003 | Issued |
Array
(
[id] => 338385
[patent_doc_number] => 07504730
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-03-17
[patent_title] => 'Memory elements'
[patent_app_type] => utility
[patent_app_number] => 10/334999
[patent_app_country] => US
[patent_app_date] => 2002-12-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 46
[patent_no_of_words] => 10353
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 49
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/504/07504730.pdf
[firstpage_image] =>[orig_patent_app_number] => 10334999
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/334999 | Memory elements | Dec 30, 2002 | Issued |
Array
(
[id] => 338385
[patent_doc_number] => 07504730
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-03-17
[patent_title] => 'Memory elements'
[patent_app_type] => utility
[patent_app_number] => 10/334999
[patent_app_country] => US
[patent_app_date] => 2002-12-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 46
[patent_no_of_words] => 10353
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 49
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/504/07504730.pdf
[firstpage_image] =>[orig_patent_app_number] => 10334999
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/334999 | Memory elements | Dec 30, 2002 | Issued |
Array
(
[id] => 6628101
[patent_doc_number] => 20030102565
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-06-05
[patent_title] => 'Semiconductor integrated circuit device and a method of manufacturing the same'
[patent_app_type] => new
[patent_app_number] => 10/327024
[patent_app_country] => US
[patent_app_date] => 2002-12-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 37
[patent_figures_cnt] => 37
[patent_no_of_words] => 12623
[patent_no_of_claims] => 42
[patent_no_of_ind_claims] => 15
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0102/20030102565.pdf
[firstpage_image] =>[orig_patent_app_number] => 10327024
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/327024 | Method of manufacturing a semiconductor integrated circuit device including a hole formed in an insulating film and a first conductive film formed over a bottom region and sidewalls of the hole | Dec 23, 2002 | Issued |