Paul J Killos
Examiner (ID: 14937)
Most Active Art Unit | 1206 |
Art Unit(s) | 1623, 1621, 1625, 1204, 1206 |
Total Applications | 2978 |
Issued Applications | 2595 |
Pending Applications | 134 |
Abandoned Applications | 247 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 6785782
[patent_doc_number] => 20030137021
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-07-24
[patent_title] => 'Integrated electronic microphone and a method of manufacturing'
[patent_app_type] => new
[patent_app_number] => 10/050858
[patent_app_country] => US
[patent_app_date] => 2002-01-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 2734
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 44
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0137/20030137021.pdf
[firstpage_image] =>[orig_patent_app_number] => 10050858
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/050858 | Method of manufacturing an integrated electronic microphone having a floating gate electrode | Jan 17, 2002 | Issued |
Array
(
[id] => 5982076
[patent_doc_number] => 20020096772
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-07-25
[patent_title] => 'Highly integrated and reliable dram and its manufacture'
[patent_app_type] => new
[patent_app_number] => 10/050169
[patent_app_country] => US
[patent_app_date] => 2002-01-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 38
[patent_figures_cnt] => 38
[patent_no_of_words] => 14970
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0096/20020096772.pdf
[firstpage_image] =>[orig_patent_app_number] => 10050169
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/050169 | Semiconductor memory device having electrical connection by side contact | Jan 17, 2002 | Issued |
Array
(
[id] => 6856300
[patent_doc_number] => 20030129801
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-07-10
[patent_title] => 'METHODS OF FORMING FLASH FIELD EFFECT TRANSISTOR GATES AND NON-FLASH FIELD EFFECT TRANSISTOR GATES'
[patent_app_type] => new
[patent_app_number] => 10/043430
[patent_app_country] => US
[patent_app_date] => 2002-01-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2189
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0129/20030129801.pdf
[firstpage_image] =>[orig_patent_app_number] => 10043430
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/043430 | Methods of forming FLASH field effect transistor gates and non-FLASH field effect transistor gates | Jan 8, 2002 | Issued |
Array
(
[id] => 5982027
[patent_doc_number] => 20020096746
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-07-25
[patent_title] => 'Method and apparatus for assembling a conformal chip carrier to a flip chip'
[patent_app_type] => new
[patent_app_number] => 10/037536
[patent_app_country] => US
[patent_app_date] => 2002-01-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4372
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0096/20020096746.pdf
[firstpage_image] =>[orig_patent_app_number] => 10037536
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/037536 | Method of attaching a conformal chip carrier to a flip chip | Jan 3, 2002 | Issued |
Array
(
[id] => 1249098
[patent_doc_number] => 06674121
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-01-06
[patent_title] => 'Method and system for molecular charge storage field effect transistor'
[patent_app_type] => B2
[patent_app_number] => 10/017999
[patent_app_country] => US
[patent_app_date] => 2001-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 15056
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/674/06674121.pdf
[firstpage_image] =>[orig_patent_app_number] => 10017999
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/017999 | Method and system for molecular charge storage field effect transistor | Dec 13, 2001 | Issued |
Array
(
[id] => 5840279
[patent_doc_number] => 20020130352
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-09-19
[patent_title] => 'Semiconductor device comprising an EEPROM memory and a FLASH-EPROM memory, and method of manufacturing such a semiconductor device'
[patent_app_type] => new
[patent_app_number] => 10/022378
[patent_app_country] => US
[patent_app_date] => 2001-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4987
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 209
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0130/20020130352.pdf
[firstpage_image] =>[orig_patent_app_number] => 10022378
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/022378 | Semiconductor device comprising an EEPROM memory and a FLASH-EPROM memory, and method of manufacturing such a semiconductor device | Dec 12, 2001 | Abandoned |
Array
(
[id] => 5870528
[patent_doc_number] => 20020047111
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-04-25
[patent_title] => 'Semiconductor device having a ferroelectric capacitor with tensile stress properties'
[patent_app_type] => new
[patent_app_number] => 09/990474
[patent_app_country] => US
[patent_app_date] => 2001-11-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2318
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0047/20020047111.pdf
[firstpage_image] =>[orig_patent_app_number] => 09990474
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/990474 | Semiconductor device having a ferroelectric capacitor with tensile stress properties | Nov 20, 2001 | Abandoned |
Array
(
[id] => 6095886
[patent_doc_number] => 20020052080
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-05-02
[patent_title] => 'Non-volatile semiconductor device with reduced program disturbance and method of making same'
[patent_app_type] => new
[patent_app_number] => 09/989113
[patent_app_country] => US
[patent_app_date] => 2001-11-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6663
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0052/20020052080.pdf
[firstpage_image] =>[orig_patent_app_number] => 09989113
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/989113 | Non-volatile semiconductor device with anti-punch through regions | Nov 20, 2001 | Issued |
Array
(
[id] => 1097407
[patent_doc_number] => 06822292
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-11-23
[patent_title] => 'Lateral MOSFET structure of an integrated circuit having separated device regions'
[patent_app_type] => B2
[patent_app_number] => 09/990330
[patent_app_country] => US
[patent_app_date] => 2001-11-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 28
[patent_no_of_words] => 11014
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/822/06822292.pdf
[firstpage_image] =>[orig_patent_app_number] => 09990330
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/990330 | Lateral MOSFET structure of an integrated circuit having separated device regions | Nov 20, 2001 | Issued |
Array
(
[id] => 5933416
[patent_doc_number] => 20020060354
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-05-23
[patent_title] => 'Semiconductor device and method for fabricating the same'
[patent_app_type] => new
[patent_app_number] => 09/987340
[patent_app_country] => US
[patent_app_date] => 2001-11-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 8104
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 65
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0060/20020060354.pdf
[firstpage_image] =>[orig_patent_app_number] => 09987340
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/987340 | Semiconductor device and method for fabricating the same | Nov 13, 2001 | Abandoned |
Array
(
[id] => 1117714
[patent_doc_number] => 06801279
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-10-05
[patent_title] => 'Reflection type liquid crystal display'
[patent_app_type] => B2
[patent_app_number] => 09/985031
[patent_app_country] => US
[patent_app_date] => 2001-11-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 44
[patent_figures_cnt] => 51
[patent_no_of_words] => 17437
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/801/06801279.pdf
[firstpage_image] =>[orig_patent_app_number] => 09985031
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/985031 | Reflection type liquid crystal display | Oct 31, 2001 | Issued |
Array
(
[id] => 6870182
[patent_doc_number] => 20030082871
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-05-01
[patent_title] => 'Multi-state non-volatile integrated circuit memory systems that employ dielectric storage elements'
[patent_app_type] => new
[patent_app_number] => 10/002696
[patent_app_country] => US
[patent_app_date] => 2001-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 9160
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0082/20030082871.pdf
[firstpage_image] =>[orig_patent_app_number] => 10002696
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/002696 | Multi-state non-volatile integrated circuit memory systems that employ dielectric storage elements | Oct 30, 2001 | Issued |
Array
(
[id] => 988405
[patent_doc_number] => 06921960
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-07-26
[patent_title] => 'Capacitor element with an opening portion formed in a peripheral circuit'
[patent_app_type] => utility
[patent_app_number] => 09/984718
[patent_app_country] => US
[patent_app_date] => 2001-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 44
[patent_no_of_words] => 8866
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 326
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/921/06921960.pdf
[firstpage_image] =>[orig_patent_app_number] => 09984718
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/984718 | Capacitor element with an opening portion formed in a peripheral circuit | Oct 30, 2001 | Issued |
Array
(
[id] => 6317175
[patent_doc_number] => 20020195706
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-12-26
[patent_title] => 'SEMICONDUCTOR APPARATUS WITH MISALIGNMENT MOUNTING DETECTION'
[patent_app_type] => new
[patent_app_number] => 09/983708
[patent_app_country] => US
[patent_app_date] => 2001-10-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4626
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0195/20020195706.pdf
[firstpage_image] =>[orig_patent_app_number] => 09983708
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/983708 | Semiconductor apparatus with misalignment mounting detection | Oct 24, 2001 | Issued |
Array
(
[id] => 5840280
[patent_doc_number] => 20020130353
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-09-19
[patent_title] => 'Nanoscopic wire-based devices, arrays, and methods of their manufacture'
[patent_app_type] => new
[patent_app_number] => 10/033369
[patent_app_country] => US
[patent_app_date] => 2001-10-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 10951
[patent_no_of_claims] => 89
[patent_no_of_ind_claims] => 14
[patent_words_short_claim] => 18
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0130/20020130353.pdf
[firstpage_image] =>[orig_patent_app_number] => 10033369
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/033369 | Nanoscopic wire-based devices and arrays | Oct 23, 2001 | Issued |
Array
(
[id] => 6359191
[patent_doc_number] => 20020058385
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-05-16
[patent_title] => 'Semiconductor device and method for manufacturing the same'
[patent_app_type] => new
[patent_app_number] => 09/981806
[patent_app_country] => US
[patent_app_date] => 2001-10-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 10452
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0058/20020058385.pdf
[firstpage_image] =>[orig_patent_app_number] => 09981806
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/981806 | Semiconductor device and method for manufacturing the same | Oct 18, 2001 | Abandoned |
Array
(
[id] => 1403485
[patent_doc_number] => 06541815
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-04-01
[patent_title] => 'High-density dual-cell flash memory structure'
[patent_app_type] => B1
[patent_app_number] => 09/974968
[patent_app_country] => US
[patent_app_date] => 2001-10-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 30
[patent_no_of_words] => 5966
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 183
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/541/06541815.pdf
[firstpage_image] =>[orig_patent_app_number] => 09974968
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/974968 | High-density dual-cell flash memory structure | Oct 10, 2001 | Issued |
Array
(
[id] => 6811738
[patent_doc_number] => 20030071288
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-04-17
[patent_title] => 'Two-bit split-gate non-volatile memory transistor'
[patent_app_type] => new
[patent_app_number] => 09/975049
[patent_app_country] => US
[patent_app_date] => 2001-10-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6046
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0071/20030071288.pdf
[firstpage_image] =>[orig_patent_app_number] => 09975049
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/975049 | Two-bit split-gate non-volatile memory transistor | Oct 9, 2001 | Abandoned |
Array
(
[id] => 6239037
[patent_doc_number] => 20020044228
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-04-18
[patent_title] => 'Array substrate for a liquid crystal display and method for fabricating thereof'
[patent_app_type] => new
[patent_app_number] => 09/971630
[patent_app_country] => US
[patent_app_date] => 2001-10-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 11003
[patent_no_of_claims] => 35
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 153
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0044/20020044228.pdf
[firstpage_image] =>[orig_patent_app_number] => 09971630
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/971630 | Array substrate for a liquid crystal display | Oct 8, 2001 | Issued |
Array
(
[id] => 1276916
[patent_doc_number] => 06649987
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-11-18
[patent_title] => 'MEMS hybrid structure having flipped silicon with external standoffs'
[patent_app_type] => B1
[patent_app_number] => 09/975119
[patent_app_country] => US
[patent_app_date] => 2001-10-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 1862
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/649/06649987.pdf
[firstpage_image] =>[orig_patent_app_number] => 09975119
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/975119 | MEMS hybrid structure having flipped silicon with external standoffs | Oct 8, 2001 | Issued |