
Peguy Jean Pierre
Examiner (ID: 987, Phone: (571)272-1803 , Office: P/2845 )
| Most Active Art Unit | 2845 |
| Art Unit(s) | 2819, 2845, 2104 |
| Total Applications | 2975 |
| Issued Applications | 2763 |
| Pending Applications | 120 |
| Abandoned Applications | 117 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 20368136
[patent_doc_number] => 20250357948
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-11-20
[patent_title] => ARITHMETIC ENCODER FOR ARITHMETICALLY ENCODING AND ARITHMETIC DECODER FOR ARITHMETICALLY DECODING A SEQUENCE OF INFORMATION VALUES, METHODS FOR ARITHMETICALLY ENCODING AND DECODING A SEQUENCE OF INFORMATION VALUES AND COMPUTER PROGRAM FOR IMPLEMENTING THESE METHODS
[patent_app_type] => utility
[patent_app_number] => 19/291758
[patent_app_country] => US
[patent_app_date] => 2025-08-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 21902
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -1
[patent_words_short_claim] => 234
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19291758
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/291758 | ARITHMETIC ENCODER FOR ARITHMETICALLY ENCODING AND ARITHMETIC DECODER FOR ARITHMETICALLY DECODING A SEQUENCE OF INFORMATION VALUES, METHODS FOR ARITHMETICALLY ENCODING AND DECODING A SEQUENCE OF INFORMATION VALUES AND COMPUTER PROGRAM FOR IMPLEMENTING THESE METHODS | Aug 5, 2025 | Pending |
Array
(
[id] => 19789097
[patent_doc_number] => 20250062776
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-02-20
[patent_title] => GUARANTEED DATA COMPRESSION
[patent_app_type] => utility
[patent_app_number] => 18/937961
[patent_app_country] => US
[patent_app_date] => 2024-11-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 28428
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 46
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18937961
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/937961 | GUARANTEED DATA COMPRESSION | Nov 4, 2024 | Pending |
Array
(
[id] => 19811512
[patent_doc_number] => 12242906
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2025-03-04
[patent_title] => Hardware-implemented hybrid analog-digital mixed-mode matrix multiply-add processing element for machine learning applications
[patent_app_type] => utility
[patent_app_number] => 18/927565
[patent_app_country] => US
[patent_app_date] => 2024-10-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 14
[patent_no_of_words] => 4470
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18927565
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/927565 | Hardware-implemented hybrid analog-digital mixed-mode matrix multiply-add processing element for machine learning applications | Oct 24, 2024 | Issued |
Array
(
[id] => 19635384
[patent_doc_number] => 20240413833
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-12-12
[patent_title] => PIPELINE ANALOG TO DIGITAL CONVERTER WITH A DIFFERENTIAL TO SINGLE ENDED STAGE
[patent_app_type] => utility
[patent_app_number] => 18/810948
[patent_app_country] => US
[patent_app_date] => 2024-08-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11283
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18810948
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/810948 | PIPELINE ANALOG TO DIGITAL CONVERTER WITH A DIFFERENTIAL TO SINGLE ENDED STAGE | Aug 20, 2024 | Pending |
Array
(
[id] => 20545005
[patent_doc_number] => 20260051898
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-02-19
[patent_title] => COMPARATOR FOR ANALOG TO DIGITAL CONVERTER
[patent_app_type] => utility
[patent_app_number] => 18/802643
[patent_app_country] => US
[patent_app_date] => 2024-08-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 1105
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18802643
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/802643 | COMPARATOR FOR ANALOG TO DIGITAL CONVERTER | Aug 12, 2024 | Pending |
Array
(
[id] => 20515206
[patent_doc_number] => 20260039309
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-02-05
[patent_title] => SUCCESSIVE APPROXIMATION REGISTER ANALOG TO DIGITAL CONVERTER WITH COMPARATOR PERFORMANCE CALIBRATION
[patent_app_type] => utility
[patent_app_number] => 18/788569
[patent_app_country] => US
[patent_app_date] => 2024-07-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2151
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18788569
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/788569 | SUCCESSIVE APPROXIMATION REGISTER ANALOG TO DIGITAL CONVERTER WITH COMPARATOR PERFORMANCE CALIBRATION | Jul 29, 2024 | Pending |
Array
(
[id] => 19576122
[patent_doc_number] => 20240380414
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-11-14
[patent_title] => METHODS AND DEVICES FOR TREE SWITCHING IN POINT CLOUD COMPRESSION
[patent_app_type] => utility
[patent_app_number] => 18/778441
[patent_app_country] => US
[patent_app_date] => 2024-07-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7836
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 177
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18778441
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/778441 | METHODS AND DEVICES FOR TREE SWITCHING IN POINT CLOUD COMPRESSION | Jul 18, 2024 | Pending |
Array
(
[id] => 19547326
[patent_doc_number] => 20240364362
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-31
[patent_title] => CONCEPTS FOR ENCODING AND DECODING NEURAL NETWORK PARAMETERS
[patent_app_type] => utility
[patent_app_number] => 18/767568
[patent_app_country] => US
[patent_app_date] => 2024-07-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 20817
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -28
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18767568
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/767568 | CONCEPTS FOR ENCODING AND DECODING NEURAL NETWORK PARAMETERS | Jul 8, 2024 | Pending |
Array
(
[id] => 19532661
[patent_doc_number] => 20240356563
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-24
[patent_title] => ENCODING METHOD, DECODING METHOD, APPARATUS, DEVICE, SYSTEM, AND READABLE STORAGE MEDIUM
[patent_app_type] => utility
[patent_app_number] => 18/761707
[patent_app_country] => US
[patent_app_date] => 2024-07-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 28322
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18761707
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/761707 | ENCODING METHOD, DECODING METHOD, APPARATUS, DEVICE, SYSTEM, AND READABLE STORAGE MEDIUM | Jul 1, 2024 | Pending |
Array
(
[id] => 19532662
[patent_doc_number] => 20240356564
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-24
[patent_title] => ENCODING METHOD, DECODING METHOD, APPARATUS, DEVICE, SYSTEM, AND READABLE STORAGE MEDIUM
[patent_app_type] => utility
[patent_app_number] => 18/761770
[patent_app_country] => US
[patent_app_date] => 2024-07-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 28638
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18761770
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/761770 | ENCODING METHOD, DECODING METHOD, APPARATUS, DEVICE, SYSTEM, AND READABLE STORAGE MEDIUM | Jul 1, 2024 | Pending |
Array
(
[id] => 20054568
[patent_doc_number] => 20250192790
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-06-12
[patent_title] => ANALOG-TO-DIGITAL CONVERSION CIRCUIT, RECEIVER INCLUDING THE SAME, AND TIMING CALIBRATION CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 18/760845
[patent_app_country] => US
[patent_app_date] => 2024-07-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5604
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18760845
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/760845 | ANALOG-TO-DIGITAL CONVERSION CIRCUIT, RECEIVER INCLUDING THE SAME, AND TIMING CALIBRATION CIRCUIT | Jun 30, 2024 | Pending |
Array
(
[id] => 20448978
[patent_doc_number] => 20260005704
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-01-01
[patent_title] => DIFFERENTIAL IDAC FOR PPG APPLICATIONS
[patent_app_type] => utility
[patent_app_number] => 18/754592
[patent_app_country] => US
[patent_app_date] => 2024-06-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4252
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 185
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18754592
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/754592 | DIFFERENTIAL IDAC FOR PPG APPLICATIONS | Jun 25, 2024 | Pending |
Array
(
[id] => 19662868
[patent_doc_number] => 20240429933
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-12-26
[patent_title] => TIME INTERLEAVED ANALOG TO DIGITAL CONVERTER AND SIGNAL CONVERSION METHOD
[patent_app_type] => utility
[patent_app_number] => 18/741867
[patent_app_country] => US
[patent_app_date] => 2024-06-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5168
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18741867
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/741867 | TIME INTERLEAVED ANALOG TO DIGITAL CONVERTER AND SIGNAL CONVERSION METHOD | Jun 12, 2024 | Pending |
Array
(
[id] => 20423599
[patent_doc_number] => 20250385684
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-12-18
[patent_title] => ANALOG-TO-DIGITAL CONVERTER
[patent_app_type] => utility
[patent_app_number] => 18/741108
[patent_app_country] => US
[patent_app_date] => 2024-06-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 39
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18741108
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/741108 | ANALOG-TO-DIGITAL CONVERTER | Jun 11, 2024 | Pending |
Array
(
[id] => 20382506
[patent_doc_number] => 20250364999
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-11-27
[patent_title] => NOISE-SHAPING SAR ADC WITH MULTI-INPUT AMPLIFIER AND MULTI-INPUT COMPARATOR
[patent_app_type] => utility
[patent_app_number] => 18/670089
[patent_app_country] => US
[patent_app_date] => 2024-05-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5211
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18670089
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/670089 | NOISE-SHAPING SAR ADC WITH MULTI-INPUT AMPLIFIER AND MULTI-INPUT COMPARATOR | May 20, 2024 | Pending |
Array
(
[id] => 20368129
[patent_doc_number] => 20250357941
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-11-20
[patent_title] => LOW-OFFSET HIGH SPEED REFERNCE BUFFER
[patent_app_type] => utility
[patent_app_number] => 18/667186
[patent_app_country] => US
[patent_app_date] => 2024-05-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3457
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18667186
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/667186 | Low-offset high speed reference buffer | May 16, 2024 | Issued |
Array
(
[id] => 20154023
[patent_doc_number] => 20250253861
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-08-07
[patent_title] => SYSTEMS AND METHODS FOR DATA SIGNAL MULTIPLEXING
[patent_app_type] => utility
[patent_app_number] => 18/666398
[patent_app_country] => US
[patent_app_date] => 2024-05-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3979
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -4
[patent_words_short_claim] => 258
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18666398
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/666398 | SYSTEMS AND METHODS FOR DATA SIGNAL MULTIPLEXING | May 15, 2024 | Pending |
Array
(
[id] => 19576117
[patent_doc_number] => 20240380409
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-11-14
[patent_title] => ELECTRONIC DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/659418
[patent_app_country] => US
[patent_app_date] => 2024-05-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4920
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18659418
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/659418 | ELECTRONIC DEVICE | May 8, 2024 | Pending |
Array
(
[id] => 20611595
[patent_doc_number] => 12587204
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-03-24
[patent_title] => Channel selection circuit, analog-to-digital converter and system-on-chip
[patent_app_type] => utility
[patent_app_number] => 18/656732
[patent_app_country] => US
[patent_app_date] => 2024-05-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 22
[patent_no_of_words] => 10780
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 189
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18656732
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/656732 | Channel selection circuit, analog-to-digital converter and system-on-chip | May 6, 2024 | Issued |
Array
(
[id] => 20325342
[patent_doc_number] => 20250337430
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-10-30
[patent_title] => Motor Voltage Reconstruction By ADC Oversampling And Averaging
[patent_app_type] => utility
[patent_app_number] => 18/650544
[patent_app_country] => US
[patent_app_date] => 2024-04-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 754
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 38
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18650544
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/650544 | Motor Voltage Reconstruction By ADC Oversampling And Averaging | Apr 29, 2024 | Pending |