Peter A. Szekely

Array ( [id] => 1050078 [patent_doc_number] => 06861355 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-03-01 [patent_title] => 'Metal plating using seed film' [patent_app_type] => utility [patent_app_number] => 10/231435 [patent_app_country] => US [patent_app_date] => 2002-08-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 8057 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 73 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/861/06861355.pdf [firstpage_image] =>[orig_patent_app_number] => 10231435 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 982247 [patent_doc_number] => 06927091 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-08-09 [patent_title] => 'Method for fabricating solid-state imaging device' [patent_app_type] => utility [patent_app_number] => 10/223478 [patent_app_country] => US [patent_app_date] => 2002-08-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 10 [patent_no_of_words] => 2679 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 157 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/927/06927091.pdf [firstpage_image] =>[orig_patent_app_number] => 10223478 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7313618 [patent_doc_number] => 20040033666 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-02-19 [patent_title] => 'Isolated complementary MOS devices in epi-less substrate' [patent_app_type] => new [patent_app_number] => 10/218668 [patent_app_country] => US [patent_app_date] => 2002-08-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 74 [patent_figures_cnt] => 74 [patent_no_of_words] => 15091 [patent_no_of_claims] => 45 [patent_no_of_ind_claims] => 11 [patent_words_short_claim] => 58 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0033/20040033666.pdf [firstpage_image] =>[orig_patent_app_number] => 10218668 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6494292 [patent_doc_number] => 20020190328 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-12-19 [patent_title] => 'Printhead integrated circuit' [patent_app_type] => new [patent_app_number] => 10/214081 [patent_app_country] => US [patent_app_date] => 2002-08-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 4760 [patent_no_of_claims] => 45 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 44 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0190/20020190328.pdf [firstpage_image] =>[orig_patent_app_number] => 10214081 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 744593 [patent_doc_number] => 07026190 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-04-11 [patent_title] => 'Method of manufacturing circuit device' [patent_app_type] => utility [patent_app_number] => 10/211758 [patent_app_country] => US [patent_app_date] => 2002-08-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 26 [patent_no_of_words] => 5305 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 123 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/026/07026190.pdf [firstpage_image] =>[orig_patent_app_number] => 10211758 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 715415 [patent_doc_number] => 07052936 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-05-30 [patent_title] => 'Use of polybenzoxazoles (PBOS) for adhesion' [patent_app_type] => utility [patent_app_number] => 10/208397 [patent_app_country] => US [patent_app_date] => 2002-07-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 10943 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 17 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/052/07052936.pdf [firstpage_image] =>[orig_patent_app_number] => 10208397 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6397698 [patent_doc_number] => 20020181529 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-12-05 [patent_title] => 'Single-transverse-mode laser diode with multi-mode waveguide region and manufacturing method of the same' [patent_app_type] => new [patent_app_number] => 10/191577 [patent_app_country] => US [patent_app_date] => 2002-07-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 3407 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 20 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0181/20020181529.pdf [firstpage_image] =>[orig_patent_app_number] => 10191577 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6385125 [patent_doc_number] => 20020179975 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-12-05 [patent_title] => 'Semiconductor device and method of manufacturing the same' [patent_app_type] => new [patent_app_number] => 10/188642 [patent_app_country] => US [patent_app_date] => 2002-07-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 11958 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 33 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0179/20020179975.pdf [firstpage_image] =>[orig_patent_app_number] => 10188642 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 946574 [patent_doc_number] => 06964906 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-11-15 [patent_title] => 'Programmable element with selectively conductive dopant and method for programming same' [patent_app_type] => utility [patent_app_number] => 10/064317 [patent_app_country] => US [patent_app_date] => 2002-07-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 11 [patent_no_of_words] => 4536 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 123 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/964/06964906.pdf [firstpage_image] =>[orig_patent_app_number] => 10064317 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1080464 [patent_doc_number] => 06835622 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-12-28 [patent_title] => 'Gate electrode doping method for forming semiconductor integrated circuit microelectronic fabrication with varying effective gate dielectric layer thicknesses' [patent_app_type] => B2 [patent_app_number] => 10/161837 [patent_app_country] => US [patent_app_date] => 2002-06-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 7 [patent_no_of_words] => 5085 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 205 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/835/06835622.pdf [firstpage_image] =>[orig_patent_app_number] => 10161837 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6730337 [patent_doc_number] => 20030186527 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-10-02 [patent_title] => 'Method for producing a contact substrate and corresponding contact substrate' [patent_app_type] => new [patent_app_number] => 10/333767 [patent_app_country] => US [patent_app_date] => 2003-05-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3308 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 11 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0186/20030186527.pdf [firstpage_image] =>[orig_patent_app_number] => 10333767 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1080433 [patent_doc_number] => 06835591 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-12-28 [patent_title] => 'Methods of nanotube films and articles' [patent_app_type] => B2 [patent_app_number] => 10/128117 [patent_app_country] => US [patent_app_date] => 2002-04-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 23 [patent_no_of_words] => 9237 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 54 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/835/06835591.pdf [firstpage_image] =>[orig_patent_app_number] => 10128117 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1277763 [patent_doc_number] => 06645820 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-11-11 [patent_title] => 'Polycrystalline silicon diode string for ESD protection of different power supply connections' [patent_app_type] => B1 [patent_app_number] => 10/119337 [patent_app_country] => US [patent_app_date] => 2002-04-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 23 [patent_no_of_words] => 4952 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 163 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/645/06645820.pdf [firstpage_image] =>[orig_patent_app_number] => 10119337 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6048207 [patent_doc_number] => 20020168834 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-11-14 [patent_title] => 'Method for fabricating shallow rench isolation structure' [patent_app_type] => new [patent_app_number] => 10/104967 [patent_app_country] => US [patent_app_date] => 2002-03-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2789 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 129 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0168/20020168834.pdf [firstpage_image] =>[orig_patent_app_number] => 10104967 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5844619 [patent_doc_number] => 20020132472 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-09-19 [patent_title] => 'Method for forming metal plug' [patent_app_type] => new [patent_app_number] => 10/098947 [patent_app_country] => US [patent_app_date] => 2002-03-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2295 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 114 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0132/20020132472.pdf [firstpage_image] =>[orig_patent_app_number] => 10098947 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6548505 [patent_doc_number] => 20020111034 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-08-15 [patent_title] => 'Process of manufacturing a semiconductor device' [patent_app_type] => new [patent_app_number] => 10/073877 [patent_app_country] => US [patent_app_date] => 2002-02-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 21 [patent_no_of_words] => 10229 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 114 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0111/20020111034.pdf [firstpage_image] =>[orig_patent_app_number] => 10073877 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1146540 [patent_doc_number] => 06774016 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-08-10 [patent_title] => 'Silicon-on-insulator (SOI) substrate and method for manufacturing the same' [patent_app_type] => B2 [patent_app_number] => 10/076237 [patent_app_country] => US [patent_app_date] => 2002-02-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 13 [patent_no_of_words] => 3451 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 167 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/774/06774016.pdf [firstpage_image] =>[orig_patent_app_number] => 10076237 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1119792 [patent_doc_number] => 06797602 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-09-28 [patent_title] => 'Method of manufacturing a semiconductor device with supersaturated source/drain extensions and metal silicide contacts' [patent_app_type] => B1 [patent_app_number] => 10/071207 [patent_app_country] => US [patent_app_date] => 2002-02-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 23 [patent_no_of_words] => 4416 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 113 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/797/06797602.pdf [firstpage_image] =>[orig_patent_app_number] => 10071207 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7964409 [patent_doc_number] => 06680222 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-01-20 [patent_title] => 'Split-gate virtual-phase CCD image sensor with a diffused lateral overflow anti-blooming drain structure and process of making' [patent_app_type] => B2 [patent_app_number] => 10/071337 [patent_app_country] => US [patent_app_date] => 2002-02-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 18 [patent_no_of_words] => 4682 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/680/06680222.pdf [firstpage_image] =>[orig_patent_app_number] => 10071337 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 616410 [patent_doc_number] => 07144822 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2006-12-05 [patent_title] => 'High density plasma process for optimum film quality and electrical results' [patent_app_type] => utility [patent_app_number] => 10/072357 [patent_app_country] => US [patent_app_date] => 2002-02-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 2703 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 106 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/144/07144822.pdf [firstpage_image] =>[orig_patent_app_number] => 10072357 [rel_patent_id] =>[rel_patent_doc_number] =>)