
Peter Bradford
Examiner (ID: 19022, Phone: (571)270-1596 , Office: P/2897 )
| Most Active Art Unit | 2897 |
| Art Unit(s) | 2897, 2895 |
| Total Applications | 886 |
| Issued Applications | 646 |
| Pending Applications | 99 |
| Abandoned Applications | 152 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 16677894
[patent_doc_number] => 20210066660
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-03-04
[patent_title] => ORGANIC ELECTROLUMINESCENT DISPLAY DEVICE AND METHOD FOR PRODUCING SAME
[patent_app_type] => utility
[patent_app_number] => 16/982458
[patent_app_country] => US
[patent_app_date] => 2018-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9058
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16982458
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/982458 | ORGANIC ELECTROLUMINESCENT DISPLAY DEVICE AND METHOD FOR PRODUCING SAME | Mar 27, 2018 | Abandoned |
Array
(
[id] => 13293581
[patent_doc_number] => 10157991
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-12-18
[patent_title] => Method for fabricating non-volatile memory device with high precision of floating gate forming
[patent_app_type] => utility
[patent_app_number] => 15/875304
[patent_app_country] => US
[patent_app_date] => 2018-01-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 4184
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15875304
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/875304 | Method for fabricating non-volatile memory device with high precision of floating gate forming | Jan 18, 2018 | Issued |
Array
(
[id] => 14707221
[patent_doc_number] => 10381370
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-08-13
[patent_title] => Semiconductor device
[patent_app_type] => utility
[patent_app_number] => 15/869888
[patent_app_country] => US
[patent_app_date] => 2018-01-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 23
[patent_no_of_words] => 11745
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15869888
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/869888 | Semiconductor device | Jan 11, 2018 | Issued |
Array
(
[id] => 12801613
[patent_doc_number] => 20180159041
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-06-07
[patent_title] => Polymer-Perovskite Films, Devices, and Methods
[patent_app_type] => utility
[patent_app_number] => 15/868647
[patent_app_country] => US
[patent_app_date] => 2018-01-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6841
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15868647
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/868647 | Polymer-perovskite films, devices, and methods | Jan 10, 2018 | Issued |
Array
(
[id] => 13879059
[patent_doc_number] => 20190035870
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-01-31
[patent_title] => SUBSTRATE FOR DISPLAY APPARATUS, ORGANIC LIGHT EMITTING DISPLAY APPARATUS, AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 15/860515
[patent_app_country] => US
[patent_app_date] => 2018-01-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8191
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15860515
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/860515 | SUBSTRATE FOR DISPLAY APPARATUS, ORGANIC LIGHT EMITTING DISPLAY APPARATUS, AND MANUFACTURING METHOD THEREOF | Jan 1, 2018 | Abandoned |
Array
(
[id] => 14509491
[patent_doc_number] => 20190198400
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-06-27
[patent_title] => JUNCTION FORMATION IN THICK-OXIDE AND THIN-OXIDE VERTICAL FETS ON THE SAME CHIP
[patent_app_type] => utility
[patent_app_number] => 15/854229
[patent_app_country] => US
[patent_app_date] => 2017-12-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5997
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15854229
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/854229 | Junction formation in thick-oxide and thin-oxide vertical FETs on the same chip | Dec 25, 2017 | Issued |
Array
(
[id] => 15519301
[patent_doc_number] => 10566245
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-02-18
[patent_title] => Method of fabricating gate all around semiconductor device
[patent_app_type] => utility
[patent_app_number] => 15/854343
[patent_app_country] => US
[patent_app_date] => 2017-12-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 8613
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 351
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15854343
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/854343 | Method of fabricating gate all around semiconductor device | Dec 25, 2017 | Issued |
Array
(
[id] => 14509827
[patent_doc_number] => 20190198568
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-06-27
[patent_title] => MULTIPLE VERTICAL TFT STRUCTURES FOR A VERTICAL BIT LINE ARCHITECTURE
[patent_app_type] => utility
[patent_app_number] => 15/854563
[patent_app_country] => US
[patent_app_date] => 2017-12-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10871
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 185
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15854563
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/854563 | Multiple vertical TFT structures for a vertical bit line architecture | Dec 25, 2017 | Issued |
Array
(
[id] => 14509901
[patent_doc_number] => 20190198605
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-06-27
[patent_title] => BURIED MIM CAPACITOR STRUCTURE WITH LANDING PADS
[patent_app_type] => utility
[patent_app_number] => 15/854465
[patent_app_country] => US
[patent_app_date] => 2017-12-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8229
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15854465
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/854465 | Buried MIM capacitor structure with landing pads | Dec 25, 2017 | Issued |
Array
(
[id] => 15286853
[patent_doc_number] => 10516098
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-12-24
[patent_title] => Apparatus for spin injection enhancement and method of making the same
[patent_app_type] => utility
[patent_app_number] => 15/852371
[patent_app_country] => US
[patent_app_date] => 2017-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 23
[patent_no_of_words] => 5890
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15852371
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/852371 | Apparatus for spin injection enhancement and method of making the same | Dec 21, 2017 | Issued |
Array
(
[id] => 15286425
[patent_doc_number] => 10515882
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-12-24
[patent_title] => Semiconductor device package including electrode solder pads and additional solder pads
[patent_app_type] => utility
[patent_app_number] => 15/853599
[patent_app_country] => US
[patent_app_date] => 2017-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 7903
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 255
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15853599
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/853599 | Semiconductor device package including electrode solder pads and additional solder pads | Dec 21, 2017 | Issued |
Array
(
[id] => 14509531
[patent_doc_number] => 20190198420
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-06-27
[patent_title] => ELECTRONIC ASSEMBLY WITH A DIRECT BONDED COPPER SUBSTRATE
[patent_app_type] => utility
[patent_app_number] => 15/852616
[patent_app_country] => US
[patent_app_date] => 2017-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4733
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 220
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15852616
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/852616 | Electronic assembly with a direct bonded copper substrate | Dec 21, 2017 | Issued |
Array
(
[id] => 15791487
[patent_doc_number] => 10629475
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-04-21
[patent_title] => Semiconductor device with two-part insulation structure within non-active region
[patent_app_type] => utility
[patent_app_number] => 15/852372
[patent_app_country] => US
[patent_app_date] => 2017-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6473
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15852372
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/852372 | Semiconductor device with two-part insulation structure within non-active region | Dec 21, 2017 | Issued |
Array
(
[id] => 13667941
[patent_doc_number] => 10164153
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-12-25
[patent_title] => Light-emitting element
[patent_app_type] => utility
[patent_app_number] => 15/853567
[patent_app_country] => US
[patent_app_date] => 2017-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 9321
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 356
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15853567
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/853567 | Light-emitting element | Dec 21, 2017 | Issued |
Array
(
[id] => 13364061
[patent_doc_number] => 20180233570
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-08-16
[patent_title] => SEMICONDUCTOR STRUCTURES AND METHOD OF FORMING SAME
[patent_app_type] => utility
[patent_app_number] => 15/853136
[patent_app_country] => US
[patent_app_date] => 2017-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7679
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15853136
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/853136 | Co-fabricated gate-all-around field effect transistor and fin field effect transistor | Dec 21, 2017 | Issued |
Array
(
[id] => 14333277
[patent_doc_number] => 10297667
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-05-21
[patent_title] => Fin field-effect transistor for input/output device integrated with nanosheet field-effect transistor
[patent_app_type] => utility
[patent_app_number] => 15/852214
[patent_app_country] => US
[patent_app_date] => 2017-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 65
[patent_no_of_words] => 11350
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15852214
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/852214 | Fin field-effect transistor for input/output device integrated with nanosheet field-effect transistor | Dec 21, 2017 | Issued |
Array
(
[id] => 17310257
[patent_doc_number] => 11211384
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-12-28
[patent_title] => Memory cells, arrays of two transistor-one capacitor memory cells, methods of forming an array of two transistor-one capacitor memory cells, and methods used in fabricating integrated circuitry
[patent_app_type] => utility
[patent_app_number] => 15/852870
[patent_app_country] => US
[patent_app_date] => 2017-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 34
[patent_no_of_words] => 9854
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15852870
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/852870 | Memory cells, arrays of two transistor-one capacitor memory cells, methods of forming an array of two transistor-one capacitor memory cells, and methods used in fabricating integrated circuitry | Dec 21, 2017 | Issued |
Array
(
[id] => 12873238
[patent_doc_number] => 20180182921
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-06-28
[patent_title] => SEMICONDUCTOR LIGHT EMITTING DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/851468
[patent_app_country] => US
[patent_app_date] => 2017-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6630
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15851468
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/851468 | SEMICONDUCTOR LIGHT EMITTING DEVICE | Dec 20, 2017 | Abandoned |
Array
(
[id] => 12873226
[patent_doc_number] => 20180182917
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-06-28
[patent_title] => LIGHT EMITTING DEVICE AND METHOD FOR MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 15/851636
[patent_app_country] => US
[patent_app_date] => 2017-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9150
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 140
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15851636
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/851636 | Method for manufacturing light emitting device using a releasable base material | Dec 20, 2017 | Issued |
Array
(
[id] => 12650694
[patent_doc_number] => 20180108729
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-04-19
[patent_title] => STRUCTURES TO AVOID FLOATING RESURF LAYER IN HIGH VOLTAGE LATERAL DEVICES
[patent_app_type] => utility
[patent_app_number] => 15/843444
[patent_app_country] => US
[patent_app_date] => 2017-12-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5686
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15843444
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/843444 | Structures to avoid floating resurf layer in high voltage lateral devices | Dec 14, 2017 | Issued |