
Peter Bradford
Examiner (ID: 12185)
| Most Active Art Unit | 2897 |
| Art Unit(s) | 2897, 2895 |
| Total Applications | 871 |
| Issued Applications | 641 |
| Pending Applications | 93 |
| Abandoned Applications | 152 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 20532080
[patent_doc_number] => 12550533
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-02-10
[patent_title] => Display panel with openings in corners, display device including the display panel and electronic device including the display device
[patent_app_type] => utility
[patent_app_number] => 17/721791
[patent_app_country] => US
[patent_app_date] => 2022-04-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 22
[patent_no_of_words] => 9528
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17721791
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/721791 | Display panel with openings in corners, display device including the display panel and electronic device including the display device | Apr 14, 2022 | Issued |
Array
(
[id] => 20565992
[patent_doc_number] => 12568616
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-03-03
[patent_title] => Method for forming memory patterns and wire patterns simultaneously
[patent_app_type] => utility
[patent_app_number] => 17/721088
[patent_app_country] => US
[patent_app_date] => 2022-04-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 25
[patent_no_of_words] => 0
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 157
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17721088
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/721088 | Method for forming memory patterns and wire patterns simultaneously | Apr 13, 2022 | Issued |
Array
(
[id] => 18595196
[patent_doc_number] => 11744118
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-08-29
[patent_title] => Array substrate, method of fabricating array substrate, display panel, and method of fabricating display panel
[patent_app_type] => utility
[patent_app_number] => 17/721023
[patent_app_country] => US
[patent_app_date] => 2022-04-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 13
[patent_no_of_words] => 8941
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 254
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17721023
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/721023 | Array substrate, method of fabricating array substrate, display panel, and method of fabricating display panel | Apr 13, 2022 | Issued |
Array
(
[id] => 17949444
[patent_doc_number] => 20220336463
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-20
[patent_title] => SEMICONDUCTOR ELEMENT MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/718561
[patent_app_country] => US
[patent_app_date] => 2022-04-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11512
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 280
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17718561
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/718561 | SEMICONDUCTOR ELEMENT MEMORY DEVICE | Apr 11, 2022 | Pending |
Array
(
[id] => 17754123
[patent_doc_number] => 20220232328
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-07-21
[patent_title] => PIEZOELECTRIC ELEMENT, PIEZOELECTRIC DEVICE, AND MANUFACTURING METHOD OF PIEZOELECTRIC ELEMENT
[patent_app_type] => utility
[patent_app_number] => 17/716259
[patent_app_country] => US
[patent_app_date] => 2022-04-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 22596
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -48
[patent_words_short_claim] => 211
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17716259
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/716259 | Piezoelectric accoustic sensor with multiple vibrating areas | Apr 7, 2022 | Issued |
Array
(
[id] => 19928183
[patent_doc_number] => 12302494
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-05-13
[patent_title] => Lighting device with connection to element electrodes using filler
[patent_app_type] => utility
[patent_app_number] => 17/715033
[patent_app_country] => US
[patent_app_date] => 2022-04-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 20
[patent_no_of_words] => 3373
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 162
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17715033
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/715033 | Lighting device with connection to element electrodes using filler | Apr 6, 2022 | Issued |
Array
(
[id] => 18682414
[patent_doc_number] => 20230320091
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-10-05
[patent_title] => Memory Arrays Comprising Strings Of Memory Cells And Methods Used In Forming A Memory Array Comprising Strings Of Memory Cells
[patent_app_type] => utility
[patent_app_number] => 17/713913
[patent_app_country] => US
[patent_app_date] => 2022-04-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6642
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17713913
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/713913 | Memory arrays comprising strings of memory cells and methods used in forming a memory array comprising strings of memory cells | Apr 4, 2022 | Issued |
Array
(
[id] => 20597921
[patent_doc_number] => 12581658
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-03-17
[patent_title] => Ferroelectric memory with multiple ferroelectric layers through a stack of gate lines
[patent_app_type] => utility
[patent_app_number] => 17/710564
[patent_app_country] => US
[patent_app_date] => 2022-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 1233
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17710564
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/710564 | Ferroelectric memory with multiple ferroelectric layers through a stack of gate lines | Mar 30, 2022 | Issued |
Array
(
[id] => 17738359
[patent_doc_number] => 20220223821
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-07-14
[patent_title] => FLEXIBLE DISPLAY AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/657000
[patent_app_country] => US
[patent_app_date] => 2022-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6160
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17657000
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/657000 | Flexible display including layer within groove or opening of flexible substrate | Mar 28, 2022 | Issued |
Array
(
[id] => 18682549
[patent_doc_number] => 20230320240
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-10-05
[patent_title] => ELECTRODES OF SEMICONDUCTOR MEMORY DEVICES HAVING CORNERS OF ACUTE ANGLES
[patent_app_type] => utility
[patent_app_number] => 17/656002
[patent_app_country] => US
[patent_app_date] => 2022-03-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6567
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 1
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17656002
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/656002 | Electrodes of semiconductor memory devices having corners of acute angles | Mar 22, 2022 | Issued |
Array
(
[id] => 17709095
[patent_doc_number] => 20220209103
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-30
[patent_title] => VARIABLE RESISTANCE MEMORY DEVICE HAVING AN ANTI-OXIDATION LAYER AND A METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/655589
[patent_app_country] => US
[patent_app_date] => 2022-03-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9726
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17655589
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/655589 | Variable resistance memory device having an anti-oxidation layer and a method of manufacturing the same | Mar 20, 2022 | Issued |
Array
(
[id] => 19386905
[patent_doc_number] => 20240276775
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-15
[patent_title] => Display Substrate and Display Apparatus
[patent_app_type] => utility
[patent_app_number] => 18/023381
[patent_app_country] => US
[patent_app_date] => 2022-03-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5757
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 339
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18023381
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/023381 | Display substrate with isolation groove disposed between pixels and display apparatus | Mar 15, 2022 | Issued |
Array
(
[id] => 20509247
[patent_doc_number] => 12543540
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-02-03
[patent_title] => High resolution profile measurement based on a trained parameter conditioned measurement model
[patent_app_type] => utility
[patent_app_number] => 17/694402
[patent_app_country] => US
[patent_app_date] => 2022-03-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 18
[patent_no_of_words] => 5187
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 174
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17694402
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/694402 | High resolution profile measurement based on a trained parameter conditioned measurement model | Mar 13, 2022 | Issued |
Array
(
[id] => 17986223
[patent_doc_number] => 20220352260
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-11-03
[patent_title] => ORGANIC LIGHT EMITTING DIODE DISPLAY AND A SYSTEM OF A MASK UNIT AND A SUBSTRATE FOR MAKING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/694613
[patent_app_country] => US
[patent_app_date] => 2022-03-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10469
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17694613
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/694613 | OLED mask with end portioned corners | Mar 13, 2022 | Issued |
Array
(
[id] => 20191186
[patent_doc_number] => 12402324
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-08-26
[patent_title] => Cross-point magnetoresistive random memory array and method of making thereof using self-aligned patterning
[patent_app_type] => utility
[patent_app_number] => 17/654773
[patent_app_country] => US
[patent_app_date] => 2022-03-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 116
[patent_figures_cnt] => 288
[patent_no_of_words] => 45186
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 295
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17654773
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/654773 | Cross-point magnetoresistive random memory array and method of making thereof using self-aligned patterning | Mar 13, 2022 | Issued |
Array
(
[id] => 18776498
[patent_doc_number] => 20230371336
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-16
[patent_title] => Display Substrate and Display Apparatus
[patent_app_type] => utility
[patent_app_number] => 18/029317
[patent_app_country] => US
[patent_app_date] => 2022-03-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 21696
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18029317
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/029317 | Display Substrate and Display Apparatus | Mar 7, 2022 | Pending |
Array
(
[id] => 17855362
[patent_doc_number] => 20220285405
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-08
[patent_title] => ACTIVE MATRIX SUBSTRATE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/686485
[patent_app_country] => US
[patent_app_date] => 2022-03-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14234
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 161
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17686485
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/686485 | Display with TFT having a two-layer gate insulator | Mar 3, 2022 | Issued |
Array
(
[id] => 19664427
[patent_doc_number] => 12178135
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-12-24
[patent_title] => Semiconductor device with depression in package and method for manufacturing same
[patent_app_type] => utility
[patent_app_number] => 17/685436
[patent_app_country] => US
[patent_app_date] => 2022-03-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 15
[patent_no_of_words] => 6548
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17685436
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/685436 | Semiconductor device with depression in package and method for manufacturing same | Mar 2, 2022 | Issued |
Array
(
[id] => 17886639
[patent_doc_number] => 20220302117
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-22
[patent_title] => MANUFACTURING METHOD OF SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/653428
[patent_app_country] => US
[patent_app_date] => 2022-03-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4379
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17653428
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/653428 | Method of etching a memory stack by etching a blind hole | Mar 2, 2022 | Issued |
Array
(
[id] => 17883150
[patent_doc_number] => 20220298627
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-22
[patent_title] => SUBSTRATE PROCESSING APPARATUS, FURNACE OPENING ASSEMBLY, SUBSTRATE PROCESSING METHOD, METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE AND NON-TRANSITORY TANGIBLE MEDIUM
[patent_app_type] => utility
[patent_app_number] => 17/682210
[patent_app_country] => US
[patent_app_date] => 2022-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9768
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17682210
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/682210 | Substrate processing apparatus, furnace opening assembly, substrate processing method, method of manufacturing semiconductor device and non-transitory tangible medium | Feb 27, 2022 | Issued |