
Peter M. Albrecht
Examiner (ID: 4457, Phone: (571)272-7813 , Office: P/2811 )
| Most Active Art Unit | 2811 |
| Art Unit(s) | 2811 |
| Total Applications | 606 |
| Issued Applications | 384 |
| Pending Applications | 89 |
| Abandoned Applications | 146 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 20596951
[patent_doc_number] => 12580681
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-03-17
[patent_title] => Communication method and apparatus
[patent_app_type] => utility
[patent_app_number] => 18/592082
[patent_app_country] => US
[patent_app_date] => 2024-02-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 16
[patent_no_of_words] => 23790
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 193
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18592082
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/592082 | Communication method and apparatus | Feb 28, 2024 | Issued |
Array
(
[id] => 19451102
[patent_doc_number] => 20240311232
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-19
[patent_title] => MEMORY SYSTEM
[patent_app_type] => utility
[patent_app_number] => 18/584508
[patent_app_country] => US
[patent_app_date] => 2024-02-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 21449
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 219
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18584508
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/584508 | MEMORY SYSTEM | Feb 21, 2024 | Pending |
Array
(
[id] => 20388155
[patent_doc_number] => 12487881
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-12-02
[patent_title] => Decoding method, memory storage device and memory control circuit unit
[patent_app_type] => utility
[patent_app_number] => 18/433407
[patent_app_country] => US
[patent_app_date] => 2024-02-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 16
[patent_no_of_words] => 8288
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 246
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18433407
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/433407 | Decoding method, memory storage device and memory control circuit unit | Feb 5, 2024 | Issued |
Array
(
[id] => 19530310
[patent_doc_number] => 20240354212
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-24
[patent_title] => HANDSHAKING METHOD AND DATA STORAGE SYSTEM
[patent_app_type] => utility
[patent_app_number] => 18/404870
[patent_app_country] => US
[patent_app_date] => 2024-01-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4112
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18404870
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/404870 | Handshaking method and data storage system | Jan 3, 2024 | Issued |
Array
(
[id] => 19283882
[patent_doc_number] => 20240220358
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-04
[patent_title] => FAULT-TOLERANT MEMORY APPLIANCE
[patent_app_type] => utility
[patent_app_number] => 18/400782
[patent_app_country] => US
[patent_app_date] => 2023-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4514
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18400782
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/400782 | Fault-tolerant memory appliance | Dec 28, 2023 | Issued |
Array
(
[id] => 20089824
[patent_doc_number] => 20250219760
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-07-03
[patent_title] => DEVICES, SYSTEMS, AND METHODS FOR PERFORMING LANE-SPECIFIC ERROR DETECTION IN HIGH-SPEED DATA LINKS
[patent_app_type] => utility
[patent_app_number] => 18/398825
[patent_app_country] => US
[patent_app_date] => 2023-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18398825
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/398825 | Devices, systems, and methods for performing lane-specific error detection in high-speed data links | Dec 27, 2023 | Issued |
Array
(
[id] => 19695201
[patent_doc_number] => 20250013746
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-01-09
[patent_title] => SEMICONDUCTOR MEMORY DEVICE AND MEMORY SYSTEM INCLUDING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/534135
[patent_app_country] => US
[patent_app_date] => 2023-12-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 18906
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 268
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18534135
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/534135 | Semiconductor memory device and memory system including the same | Dec 7, 2023 | Issued |
Array
(
[id] => 20666495
[patent_doc_number] => 12608270
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-04-21
[patent_title] => Apparatuses and methods to perform data swapping on a host
[patent_app_type] => utility
[patent_app_number] => 18/525395
[patent_app_country] => US
[patent_app_date] => 2023-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 1257
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18525395
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/525395 | Apparatuses and methods to perform data swapping on a host | Nov 29, 2023 | Issued |
Array
(
[id] => 19711285
[patent_doc_number] => 20250021427
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-01-16
[patent_title] => STORAGE CONTROLLER FOR RECOVERING DATA USING BIT COMBINATIONS AND METHOD OF OPERATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/521367
[patent_app_country] => US
[patent_app_date] => 2023-11-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8094
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18521367
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/521367 | STORAGE CONTROLLER FOR RECOVERING DATA USING BIT COMBINATIONS AND METHOD OF OPERATING THE SAME | Nov 27, 2023 | Pending |
Array
(
[id] => 20440353
[patent_doc_number] => 12511189
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-12-30
[patent_title] => Non-volatile memory device
[patent_app_type] => utility
[patent_app_number] => 18/507945
[patent_app_country] => US
[patent_app_date] => 2023-11-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 1127
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 252
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18507945
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/507945 | Non-volatile memory device | Nov 12, 2023 | Issued |
Array
(
[id] => 19174550
[patent_doc_number] => 20240160524
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-16
[patent_title] => APPARATUSES AND METHODS FOR SINGLE-PASS ACCESS OF ECC INFORMATION, METADATA INFORMATION OR COMBINATIONS THEREOF
[patent_app_type] => utility
[patent_app_number] => 18/504342
[patent_app_country] => US
[patent_app_date] => 2023-11-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11610
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18504342
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/504342 | Apparatuses and methods for single-pass access of ECC information, metadata information or combinations thereof | Nov 7, 2023 | Issued |
Array
(
[id] => 19500153
[patent_doc_number] => 20240339171
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-10
[patent_title] => PHASE-CHANGE MEMORY CONTROLLER CAPABLE OF REDUCING WRITE POWER AND PHASE-CHANGE MEMORY SYSTEM INCLUDING SAME
[patent_app_type] => utility
[patent_app_number] => 18/490685
[patent_app_country] => US
[patent_app_date] => 2023-10-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6547
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18490685
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/490685 | Phase-change memory controller capable of reducing write power and phase-change memory system including same | Oct 18, 2023 | Issued |
Array
(
[id] => 19129390
[patent_doc_number] => 20240134743
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-04-25
[patent_title] => ELECTRONIC DEVICE, ELECTRONIC SYSTEM, METHOD FOR OPERATING AN ELECTRONIC DEVICE, AND METHOD FOR OPERATING AN ELECTRONIC SYSTEM
[patent_app_type] => utility
[patent_app_number] => 18/489245
[patent_app_country] => US
[patent_app_date] => 2023-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7590
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 176
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18489245
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/489245 | Electronic device, electronic system, method for operating an electronic device, and method for operating an electronic system | Oct 17, 2023 | Issued |
Array
(
[id] => 19129390
[patent_doc_number] => 20240134743
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-04-25
[patent_title] => ELECTRONIC DEVICE, ELECTRONIC SYSTEM, METHOD FOR OPERATING AN ELECTRONIC DEVICE, AND METHOD FOR OPERATING AN ELECTRONIC SYSTEM
[patent_app_type] => utility
[patent_app_number] => 18/489245
[patent_app_country] => US
[patent_app_date] => 2023-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7590
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 176
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18489245
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/489245 | Electronic device, electronic system, method for operating an electronic device, and method for operating an electronic system | Oct 17, 2023 | Issued |
Array
(
[id] => 19987654
[patent_doc_number] => 20250125876
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-04-17
[patent_title] => INCREASING BURST ERROR TOLERANCE ON OTN
[patent_app_type] => utility
[patent_app_number] => 18/485879
[patent_app_country] => US
[patent_app_date] => 2023-10-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2287
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 51
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18485879
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/485879 | INCREASING BURST ERROR TOLERANCE ON OTN | Oct 11, 2023 | Pending |
Array
(
[id] => 20434282
[patent_doc_number] => 12505011
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-12-23
[patent_title] => Memory controller and memory system including the same
[patent_app_type] => utility
[patent_app_number] => 18/376637
[patent_app_country] => US
[patent_app_date] => 2023-10-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 12
[patent_no_of_words] => 1201
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18376637
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/376637 | Memory controller and memory system including the same | Oct 3, 2023 | Issued |
Array
(
[id] => 20117392
[patent_doc_number] => 12367097
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-07-22
[patent_title] => Efficient encoding validation
[patent_app_type] => utility
[patent_app_number] => 18/242981
[patent_app_country] => US
[patent_app_date] => 2023-09-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 7959
[patent_no_of_claims] => 35
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 331
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18242981
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/242981 | Efficient encoding validation | Sep 5, 2023 | Issued |
Array
(
[id] => 20265846
[patent_doc_number] => 12436838
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-10-07
[patent_title] => Memory controller and memory system including the same
[patent_app_type] => utility
[patent_app_number] => 18/447326
[patent_app_country] => US
[patent_app_date] => 2023-08-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 4583
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 162
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18447326
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/447326 | Memory controller and memory system including the same | Aug 9, 2023 | Issued |
Array
(
[id] => 19516684
[patent_doc_number] => 20240348370
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-17
[patent_title] => Uneven segmentation of data packets to reduce retransmission latency
[patent_app_type] => utility
[patent_app_number] => 18/353571
[patent_app_country] => US
[patent_app_date] => 2023-07-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8718
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18353571
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/353571 | Uneven segmentation of data packets to reduce retransmission latency | Jul 16, 2023 | Issued |
Array
(
[id] => 20216589
[patent_doc_number] => 12413248
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-09-09
[patent_title] => Cyclic redundancy check interleaver for channel encoding chain for wireless communications
[patent_app_type] => utility
[patent_app_number] => 18/353626
[patent_app_country] => US
[patent_app_date] => 2023-07-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 16108
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 237
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18353626
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/353626 | Cyclic redundancy check interleaver for channel encoding chain for wireless communications | Jul 16, 2023 | Issued |