Peter M Poon
Supervisory Patent Examiner (ID: 5136, Phone: (571)272-6891 , Office: P/3643 )
Most Active Art Unit | 3103 |
Art Unit(s) | 3103, 3613, 3644, 3643 |
Total Applications | 864 |
Issued Applications | 565 |
Pending Applications | 59 |
Abandoned Applications | 240 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 17523608
[patent_doc_number] => 20220109457
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-04-07
[patent_title] => SYSTEM AND METHOD FOR DECODING REED-MULLER CODES
[patent_app_type] => utility
[patent_app_number] => 17/422923
[patent_app_country] => US
[patent_app_date] => 2020-01-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12238
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17422923
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/422923 | System and method for decoding Reed-Muller codes | Jan 16, 2020 | Issued |
Array
(
[id] => 16470330
[patent_doc_number] => 20200371867
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-11-26
[patent_title] => MEMORY SYSTEM
[patent_app_type] => utility
[patent_app_number] => 16/727648
[patent_app_country] => US
[patent_app_date] => 2019-12-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 33196
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16727648
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/727648 | Memory system | Dec 25, 2019 | Issued |
Array
(
[id] => 16905782
[patent_doc_number] => 20210184698
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-06-17
[patent_title] => DATA DECODING APPARATUS AND METHOD
[patent_app_type] => utility
[patent_app_number] => 16/722294
[patent_app_country] => US
[patent_app_date] => 2019-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3777
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16722294
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/722294 | Data decoding apparatus and method | Dec 19, 2019 | Issued |
Array
(
[id] => 16942241
[patent_doc_number] => 11054471
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-07-06
[patent_title] => Electrical testing apparatus for spintronics devices
[patent_app_type] => utility
[patent_app_number] => 16/714881
[patent_app_country] => US
[patent_app_date] => 2019-12-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 25
[patent_no_of_words] => 13649
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 194
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16714881
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/714881 | Electrical testing apparatus for spintronics devices | Dec 15, 2019 | Issued |
Array
(
[id] => 17432488
[patent_doc_number] => 20220060198
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-02-24
[patent_title] => Method for generating a signal by means of a turbo-encoder, and corresponding device and computer program.
[patent_app_type] => utility
[patent_app_number] => 17/416141
[patent_app_country] => US
[patent_app_date] => 2019-12-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9971
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17416141
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/416141 | Method for generating a signal by means of a turbo-encoder, and corresponding device and computer program | Dec 11, 2019 | Issued |
Array
(
[id] => 17530592
[patent_doc_number] => 11303301
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-04-12
[patent_title] => Coding method and communications device
[patent_app_type] => utility
[patent_app_number] => 16/710786
[patent_app_country] => US
[patent_app_date] => 2019-12-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 10
[patent_no_of_words] => 27034
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 180
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16710786
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/710786 | Coding method and communications device | Dec 10, 2019 | Issued |
Array
(
[id] => 18046609
[patent_doc_number] => 11520563
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-12-06
[patent_title] => Apparatus and method for transforming matrix, and data processing system
[patent_app_type] => utility
[patent_app_number] => 16/711277
[patent_app_country] => US
[patent_app_date] => 2019-12-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 13
[patent_no_of_words] => 6926
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16711277
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/711277 | Apparatus and method for transforming matrix, and data processing system | Dec 10, 2019 | Issued |
Array
(
[id] => 15622721
[patent_doc_number] => 20200081765
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-03-12
[patent_title] => METHOD AND COMPUTER SYSTEM FOR FAULT TOLERANT DATA INTEGRITY VERIFICATION OF SAFETY-RELATED DATA
[patent_app_type] => utility
[patent_app_number] => 16/682258
[patent_app_country] => US
[patent_app_date] => 2019-11-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4035
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 209
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16682258
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/682258 | Method and computer system for fault tolerant data integrity verification of safety-related data | Nov 12, 2019 | Issued |
Array
(
[id] => 15622753
[patent_doc_number] => 20200081781
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-03-12
[patent_title] => DISTRIBUTED STORAGE SYSTEM
[patent_app_type] => utility
[patent_app_number] => 16/680772
[patent_app_country] => US
[patent_app_date] => 2019-11-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 33273
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 243
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16680772
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/680772 | Distributed storage system | Nov 11, 2019 | Issued |
Array
(
[id] => 18136599
[patent_doc_number] => 11562281
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-01-24
[patent_title] => Hierarchical portfolio optimization using clustering and near-term quantum computers
[patent_app_type] => utility
[patent_app_number] => 16/669700
[patent_app_country] => US
[patent_app_date] => 2019-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 12152
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16669700
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/669700 | Hierarchical portfolio optimization using clustering and near-term quantum computers | Oct 30, 2019 | Issued |
Array
(
[id] => 18722137
[patent_doc_number] => 11799499
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-10-24
[patent_title] => Methods and apparatus for error-correcting difference-triangle-set product convolutional codes
[patent_app_type] => utility
[patent_app_number] => 17/287723
[patent_app_country] => US
[patent_app_date] => 2019-10-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 15
[patent_no_of_words] => 18631
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17287723
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/287723 | Methods and apparatus for error-correcting difference-triangle-set product convolutional codes | Oct 21, 2019 | Issued |
Array
(
[id] => 17003316
[patent_doc_number] => 11082147
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-08-03
[patent_title] => Processing method, device and system for overlap multiplexing system
[patent_app_type] => utility
[patent_app_number] => 16/659515
[patent_app_country] => US
[patent_app_date] => 2019-10-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 20
[patent_no_of_words] => 12576
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 207
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16659515
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/659515 | Processing method, device and system for overlap multiplexing system | Oct 20, 2019 | Issued |
Array
(
[id] => 16896970
[patent_doc_number] => 11038535
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-06-15
[patent_title] => Parity puncturing device for variable-length signaling information encoding, and parity puncturing method using same
[patent_app_type] => utility
[patent_app_number] => 16/658254
[patent_app_country] => US
[patent_app_date] => 2019-10-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 10
[patent_no_of_words] => 9827
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 278
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16658254
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/658254 | Parity puncturing device for variable-length signaling information encoding, and parity puncturing method using same | Oct 20, 2019 | Issued |
Array
(
[id] => 15505071
[patent_doc_number] => 20200052724
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-13
[patent_title] => PARITY INTERLEAVING APPARATUS FOR ENCODING FIXED-LENGTH SIGNALING INFORMATION, AND PARITY INTERLEAVING METHOD USING SAME
[patent_app_type] => utility
[patent_app_number] => 16/658270
[patent_app_country] => US
[patent_app_date] => 2019-10-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9506
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 48
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16658270
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/658270 | Parity interleaving apparatus for encoding fixed-length signaling information, and parity interleaving method using same | Oct 20, 2019 | Issued |
Array
(
[id] => 15505257
[patent_doc_number] => 20200052817
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-13
[patent_title] => METHODS AND APPARATUS FOR COMPACTLY DESCRIBING LIFTED LOW-DENSITY PARITY-CHECK (LDPC) CODES
[patent_app_type] => utility
[patent_app_number] => 16/655850
[patent_app_country] => US
[patent_app_date] => 2019-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 19463
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -26
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16655850
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/655850 | Methods and apparatus for compactly describing lifted low-density parity-check (LDPC) codes | Oct 16, 2019 | Issued |
Array
(
[id] => 16928094
[patent_doc_number] => 11049583
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-06-29
[patent_title] => Semiconductor system with a training operation
[patent_app_type] => utility
[patent_app_number] => 16/587458
[patent_app_country] => US
[patent_app_date] => 2019-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 5686
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16587458
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/587458 | Semiconductor system with a training operation | Sep 29, 2019 | Issued |
Array
(
[id] => 16729805
[patent_doc_number] => 20210096952
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-04-01
[patent_title] => METHOD AND SYSTEM FOR ERASURE CODED DATA PLACEMENT IN A LINKED NODE SYSTEM
[patent_app_type] => utility
[patent_app_number] => 16/587399
[patent_app_country] => US
[patent_app_date] => 2019-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 18038
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16587399
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/587399 | Method and system for erasure coded data placement in a linked node system | Sep 29, 2019 | Issued |
Array
(
[id] => 16690594
[patent_doc_number] => 20210073072
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-03-11
[patent_title] => ERROR TOLERANT MEMORY ARRAY AND METHOD FOR PERFORMING ERROR CORRECTION IN A MEMORY ARRAY
[patent_app_type] => utility
[patent_app_number] => 16/588916
[patent_app_country] => US
[patent_app_date] => 2019-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15560
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 153
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16588916
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/588916 | Error tolerant memory array and method for performing error correction in a memory array | Sep 29, 2019 | Issued |
Array
(
[id] => 15371091
[patent_doc_number] => 20200021310
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-16
[patent_title] => INFORMATION PROCESSING METHOD AND APPARATUS, AND DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/580398
[patent_app_country] => US
[patent_app_date] => 2019-09-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15444
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 157
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16580398
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/580398 | INFORMATION PROCESSING METHOD AND APPARATUS, AND DEVICE | Sep 23, 2019 | Abandoned |
Array
(
[id] => 17826483
[patent_doc_number] => 11431443
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-08-30
[patent_title] => HARQ codebook
[patent_app_type] => utility
[patent_app_number] => 16/580907
[patent_app_country] => US
[patent_app_date] => 2019-09-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 13123
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 168
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16580907
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/580907 | HARQ codebook | Sep 23, 2019 | Issued |