Peter M Poon
Supervisory Patent Examiner (ID: 5136, Phone: (571)272-6891 , Office: P/3643 )
Most Active Art Unit | 3103 |
Art Unit(s) | 3103, 3613, 3644, 3643 |
Total Applications | 864 |
Issued Applications | 565 |
Pending Applications | 59 |
Abandoned Applications | 240 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 18653948
[patent_doc_number] => 20230299790
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-09-21
[patent_title] => DATA PROCESSING METHOD AND DEVICE, DECODER, NETWORK DEVICE AND STORAGE MEDIUM
[patent_app_type] => utility
[patent_app_number] => 18/021037
[patent_app_country] => US
[patent_app_date] => 2021-08-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9738
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 65
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18021037
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/021037 | DATA PROCESSING METHOD AND DEVICE, DECODER, NETWORK DEVICE AND STORAGE MEDIUM | Aug 3, 2021 | Pending |
Array
(
[id] => 17826395
[patent_doc_number] => 11431354
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-08-30
[patent_title] => Encoding circuit, decoding circuit, encoding method, decoding method, and transmitting device
[patent_app_type] => utility
[patent_app_number] => 17/381973
[patent_app_country] => US
[patent_app_date] => 2021-07-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 42
[patent_figures_cnt] => 42
[patent_no_of_words] => 31046
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 359
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17381973
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/381973 | Encoding circuit, decoding circuit, encoding method, decoding method, and transmitting device | Jul 20, 2021 | Issued |
Array
(
[id] => 17204265
[patent_doc_number] => 20210344360
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-11-04
[patent_title] => MEMORY SYSTEM
[patent_app_type] => utility
[patent_app_number] => 17/376013
[patent_app_country] => US
[patent_app_date] => 2021-07-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 33244
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17376013
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/376013 | Memory system | Jul 13, 2021 | Issued |
Array
(
[id] => 17171790
[patent_doc_number] => 20210325460
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-10-21
[patent_title] => Electrical Testing Apparatus for Spintronics Devices
[patent_app_type] => utility
[patent_app_number] => 17/365822
[patent_app_country] => US
[patent_app_date] => 2021-07-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13655
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 183
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17365822
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/365822 | Electrical testing apparatus for spintronics devices | Jun 30, 2021 | Issued |
Array
(
[id] => 18161106
[patent_doc_number] => 20230027698
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-01-26
[patent_title] => QUANTUM CODE WITH PAIRWISE CHECKS
[patent_app_type] => utility
[patent_app_number] => 17/364812
[patent_app_country] => US
[patent_app_date] => 2021-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15907
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17364812
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/364812 | QUANTUM CODE WITH PAIRWISE CHECKS | Jun 29, 2021 | Pending |
Array
(
[id] => 18235261
[patent_doc_number] => 11599820
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2023-03-07
[patent_title] => Fault-tolerant quantum error correction with a surface GKP code
[patent_app_type] => utility
[patent_app_number] => 17/362750
[patent_app_country] => US
[patent_app_date] => 2021-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 18
[patent_no_of_words] => 11745
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 212
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17362750
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/362750 | Fault-tolerant quantum error correction with a surface GKP code | Jun 28, 2021 | Issued |
Array
(
[id] => 18357165
[patent_doc_number] => 11645570
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2023-05-09
[patent_title] => Preparation of qunaught states for a surface GKP code using a three (or higher) level ancilla system
[patent_app_type] => utility
[patent_app_number] => 17/362761
[patent_app_country] => US
[patent_app_date] => 2021-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 18
[patent_no_of_words] => 11787
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17362761
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/362761 | Preparation of qunaught states for a surface GKP code using a three (or higher) level ancilla system | Jun 28, 2021 | Issued |
Array
(
[id] => 17278724
[patent_doc_number] => 20210384922
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-12-09
[patent_title] => METHOD AND APPARATUS FOR LOW-DENSITY PARITY-CHECK (LDPC) CODING
[patent_app_type] => utility
[patent_app_number] => 17/346983
[patent_app_country] => US
[patent_app_date] => 2021-06-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 29735
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => 0
[patent_words_short_claim] => 174
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17346983
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/346983 | METHOD AND APPARATUS FOR LOW-DENSITY PARITY-CHECK (LDPC) CODING | Jun 13, 2021 | Pending |
Array
(
[id] => 17537531
[patent_doc_number] => 20220116140
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-04-14
[patent_title] => Data decoding circuit and method
[patent_app_type] => utility
[patent_app_number] => 17/345378
[patent_app_country] => US
[patent_app_date] => 2021-06-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4797
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17345378
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/345378 | Data decoding circuit and method | Jun 10, 2021 | Issued |
Array
(
[id] => 17263873
[patent_doc_number] => 20210376858
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-12-02
[patent_title] => METHOD FOR OPTIMIZING PROTOGRAPH-BASED LDPC CODE OVER UNDERWATER ACOUSTIC CHANNEL
[patent_app_type] => utility
[patent_app_number] => 17/336717
[patent_app_country] => US
[patent_app_date] => 2021-06-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2846
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -3
[patent_words_short_claim] => 802
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17336717
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/336717 | Method for optimizing protograph-based LDPC code over underwater acoustic channel | Jun 1, 2021 | Issued |
Array
(
[id] => 18480947
[patent_doc_number] => 11694698
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-07-04
[patent_title] => Advanced packet-based sample audio concealment
[patent_app_type] => utility
[patent_app_number] => 17/335227
[patent_app_country] => US
[patent_app_date] => 2021-06-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 14
[patent_no_of_words] => 4908
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 162
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17335227
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/335227 | Advanced packet-based sample audio concealment | May 31, 2021 | Issued |
Array
(
[id] => 18292852
[patent_doc_number] => 11621728
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-04-04
[patent_title] => Concatenated error correcting codes
[patent_app_type] => utility
[patent_app_number] => 17/335640
[patent_app_country] => US
[patent_app_date] => 2021-06-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 4722
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 207
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17335640
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/335640 | Concatenated error correcting codes | May 31, 2021 | Issued |
Array
(
[id] => 17950250
[patent_doc_number] => 20220337269
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-20
[patent_title] => BLOCK CODE ENCODING AND DECODING METHODS, AND APPARATUS THEREFOR
[patent_app_type] => utility
[patent_app_number] => 17/334806
[patent_app_country] => US
[patent_app_date] => 2021-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9800
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 260
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17334806
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/334806 | Block code encoding and decoding methods, and apparatus therefor | May 30, 2021 | Issued |
Array
(
[id] => 17263968
[patent_doc_number] => 20210376953
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-12-02
[patent_title] => ARCHITECTURE FOR GUESSING RANDOM ADDITIVE NOISE DECODING (GRAND)
[patent_app_type] => utility
[patent_app_number] => 17/330960
[patent_app_country] => US
[patent_app_date] => 2021-05-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5791
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17330960
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/330960 | Architecture for guessing random additive noise decoding (GRAND) | May 25, 2021 | Issued |
Array
(
[id] => 17970086
[patent_doc_number] => 11487619
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-11-01
[patent_title] => Distributed storage system
[patent_app_type] => utility
[patent_app_number] => 17/326504
[patent_app_country] => US
[patent_app_date] => 2021-05-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 45
[patent_figures_cnt] => 57
[patent_no_of_words] => 33293
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17326504
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/326504 | Distributed storage system | May 20, 2021 | Issued |
Array
(
[id] => 17758536
[patent_doc_number] => 11398839
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-07-26
[patent_title] => Bit interleaver for low-density parity check codeword having length of 64800 and code rate of 7/15 and quadrature phase shift keying, and bit interleaving method using same
[patent_app_type] => utility
[patent_app_number] => 17/323949
[patent_app_country] => US
[patent_app_date] => 2021-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 6662
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17323949
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/323949 | Bit interleaver for low-density parity check codeword having length of 64800 and code rate of 7/15 and quadrature phase shift keying, and bit interleaving method using same | May 17, 2021 | Issued |
Array
(
[id] => 17758539
[patent_doc_number] => 11398842
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-07-26
[patent_title] => Convolutional precoding and decoding of polar codes
[patent_app_type] => utility
[patent_app_number] => 17/322564
[patent_app_country] => US
[patent_app_date] => 2021-05-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 5523
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17322564
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/322564 | Convolutional precoding and decoding of polar codes | May 16, 2021 | Issued |
Array
(
[id] => 18206092
[patent_doc_number] => 11588503
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-02-21
[patent_title] => Parity puncturing device for variable-length signaling information encoding, and parity puncturing method using same
[patent_app_type] => utility
[patent_app_number] => 17/315450
[patent_app_country] => US
[patent_app_date] => 2021-05-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 10
[patent_no_of_words] => 9657
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 268
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17315450
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/315450 | Parity puncturing device for variable-length signaling information encoding, and parity puncturing method using same | May 9, 2021 | Issued |
Array
(
[id] => 17040398
[patent_doc_number] => 20210257034
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-08-19
[patent_title] => STORAGE DEVICE THAT USES A HOST MEMORY BUFFER AND A MEMORY MANAGEMENT METHOD INCLUDING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/307314
[patent_app_country] => US
[patent_app_date] => 2021-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5860
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17307314
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/307314 | Storage device that uses a host memory buffer and a memory management method including the same | May 3, 2021 | Issued |
Array
(
[id] => 17683904
[patent_doc_number] => 11368170
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2022-06-21
[patent_title] => Systems and methods for Nyquist error correction
[patent_app_type] => utility
[patent_app_number] => 17/244259
[patent_app_country] => US
[patent_app_date] => 2021-04-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 15
[patent_no_of_words] => 8628
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 278
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17244259
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/244259 | Systems and methods for Nyquist error correction | Apr 28, 2021 | Issued |