
Phallaka Kik
Examiner (ID: 18158)
| Most Active Art Unit | 2851 |
| Art Unit(s) | 2851, 2763, 2764, 2304, 2825, 2768 |
| Total Applications | 1948 |
| Issued Applications | 1741 |
| Pending Applications | 98 |
| Abandoned Applications | 143 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 16737957
[patent_doc_number] => 10963610
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-03-30
[patent_title] => Analyzing clock jitter using delay calculation engine
[patent_app_type] => utility
[patent_app_number] => 16/881908
[patent_app_country] => US
[patent_app_date] => 2020-05-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 7229
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16881908
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/881908 | Analyzing clock jitter using delay calculation engine | May 21, 2020 | Issued |
Array
(
[id] => 17528920
[patent_doc_number] => 11301609
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-04-12
[patent_title] => Systems and methods for obfuscating a circuit design
[patent_app_type] => utility
[patent_app_number] => 16/879045
[patent_app_country] => US
[patent_app_date] => 2020-05-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 78
[patent_figures_cnt] => 81
[patent_no_of_words] => 67139
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 245
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16879045
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/879045 | Systems and methods for obfuscating a circuit design | May 19, 2020 | Issued |
Array
(
[id] => 17802070
[patent_doc_number] => 11416371
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-08-16
[patent_title] => Method and apparatus for evaluating and selecting signal comparison metrics
[patent_app_type] => utility
[patent_app_number] => 16/878908
[patent_app_country] => US
[patent_app_date] => 2020-05-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 10
[patent_no_of_words] => 2245
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16878908
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/878908 | Method and apparatus for evaluating and selecting signal comparison metrics | May 19, 2020 | Issued |
Array
(
[id] => 17204120
[patent_doc_number] => 20210344215
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-11-04
[patent_title] => Power Saving Modes for Subsystems in Solar Powered Aircraft
[patent_app_type] => utility
[patent_app_number] => 16/863883
[patent_app_country] => US
[patent_app_date] => 2020-04-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7202
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -23
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16863883
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/863883 | Power Saving Modes for Subsystems in Solar Powered Aircraft | Apr 29, 2020 | Abandoned |
Array
(
[id] => 16944641
[patent_doc_number] => 11056899
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-07-06
[patent_title] => Charge management system
[patent_app_type] => utility
[patent_app_number] => 16/836111
[patent_app_country] => US
[patent_app_date] => 2020-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 17
[patent_no_of_words] => 14521
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 240
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16836111
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/836111 | Charge management system | Mar 30, 2020 | Issued |
Array
(
[id] => 20145920
[patent_doc_number] => 12380263
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-08-05
[patent_title] => Method for viewing simulation signals of digital products and simulation system
[patent_app_type] => utility
[patent_app_number] => 17/792480
[patent_app_country] => US
[patent_app_date] => 2020-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 0
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 262
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17792480
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/792480 | Method for viewing simulation signals of digital products and simulation system | Mar 24, 2020 | Issued |
Array
(
[id] => 20145920
[patent_doc_number] => 12380263
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-08-05
[patent_title] => Method for viewing simulation signals of digital products and simulation system
[patent_app_type] => utility
[patent_app_number] => 17/792480
[patent_app_country] => US
[patent_app_date] => 2020-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 0
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 262
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17792480
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/792480 | Method for viewing simulation signals of digital products and simulation system | Mar 24, 2020 | Issued |
Array
(
[id] => 16758862
[patent_doc_number] => 10977414
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-04-13
[patent_title] => Constructing via meshes for high performance routing on silicon chips
[patent_app_type] => utility
[patent_app_number] => 16/829374
[patent_app_country] => US
[patent_app_date] => 2020-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 7912
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 206
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16829374
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/829374 | Constructing via meshes for high performance routing on silicon chips | Mar 24, 2020 | Issued |
Array
(
[id] => 17455183
[patent_doc_number] => 11270045
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-03-08
[patent_title] => Quantitative matching design method for structure heat treatment-hardness distribution
[patent_app_type] => utility
[patent_app_number] => 16/964622
[patent_app_country] => US
[patent_app_date] => 2020-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 2375
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 369
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16964622
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/964622 | Quantitative matching design method for structure heat treatment-hardness distribution | Mar 12, 2020 | Issued |
Array
(
[id] => 19094343
[patent_doc_number] => 11955812
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-04-09
[patent_title] => Non-contact power feeding device
[patent_app_type] => utility
[patent_app_number] => 17/430333
[patent_app_country] => US
[patent_app_date] => 2020-03-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 5389
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 233
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17430333
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/430333 | Non-contact power feeding device | Mar 5, 2020 | Issued |
Array
(
[id] => 17071253
[patent_doc_number] => 20210273470
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-09-02
[patent_title] => DRIVING CIRCUIT FOR SWITCH AND BATTERY CONTROL CIRCUIT USING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/648271
[patent_app_country] => US
[patent_app_date] => 2020-03-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6278
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16648271
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/648271 | Driving circuit for switch and battery control circuit using the same | Mar 4, 2020 | Issued |
Array
(
[id] => 16363490
[patent_doc_number] => 20200320241
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-10-08
[patent_title] => Method of Detecting a Circuit Malfunction and Related Device
[patent_app_type] => utility
[patent_app_number] => 16/808324
[patent_app_country] => US
[patent_app_date] => 2020-03-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2807
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16808324
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/808324 | Method of detecting a circuit malfunction and related device | Mar 2, 2020 | Issued |
Array
(
[id] => 16022177
[patent_doc_number] => 20200185932
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-06-11
[patent_title] => ADAPTIVE CELL-BALANCING
[patent_app_type] => utility
[patent_app_number] => 16/788996
[patent_app_country] => US
[patent_app_date] => 2020-02-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6460
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16788996
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/788996 | Adaptive cell-balancing | Feb 11, 2020 | Issued |
Array
(
[id] => 17551994
[patent_doc_number] => 20220123336
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-04-21
[patent_title] => ELECTRIC POWER SUPPLY SYSTEM, AND CONTROL DEVICE AND CONTROL METHOD FOR ELECTRIC POWER SUPPLY SYSTEM
[patent_app_type] => utility
[patent_app_number] => 17/429460
[patent_app_country] => US
[patent_app_date] => 2020-02-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 18857
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17429460
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/429460 | ELECTRIC POWER SUPPLY SYSTEM, AND CONTROL DEVICE AND CONTROL METHOD FOR ELECTRIC POWER SUPPLY SYSTEM | Feb 9, 2020 | Abandoned |
Array
(
[id] => 17025836
[patent_doc_number] => 20210249708
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-08-12
[patent_title] => HEAT CONTROL IN BATTERY PACK STACK
[patent_app_type] => utility
[patent_app_number] => 16/783747
[patent_app_country] => US
[patent_app_date] => 2020-02-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2248
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 26
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16783747
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/783747 | Heat control in battery pack stack | Feb 5, 2020 | Issued |
Array
(
[id] => 17239935
[patent_doc_number] => 11183830
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-11-23
[patent_title] => Methods for detecting an imminent power failure in time to protect local design state
[patent_app_type] => utility
[patent_app_number] => 16/782761
[patent_app_country] => US
[patent_app_date] => 2020-02-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 18
[patent_no_of_words] => 9786
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16782761
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/782761 | Methods for detecting an imminent power failure in time to protect local design state | Feb 4, 2020 | Issued |
Array
(
[id] => 16826691
[patent_doc_number] => 20210141984
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-05-13
[patent_title] => QUANTITATIVE SCORING AND OPTIMIZATION METHOD OF DRILLING AND COMPLETION LOSS-CONTROL MATERIAL
[patent_app_type] => utility
[patent_app_number] => 17/257004
[patent_app_country] => US
[patent_app_date] => 2020-01-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4887
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17257004
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/257004 | Quantitative scoring and optimization method of drilling and completion loss-control material | Jan 7, 2020 | Issued |
Array
(
[id] => 17802361
[patent_doc_number] => 11416662
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2022-08-16
[patent_title] => Estimating diagnostic coverage in IC design based on static COI analysis of gate-level netlist and RTL fault simulation
[patent_app_type] => utility
[patent_app_number] => 16/737257
[patent_app_country] => US
[patent_app_date] => 2020-01-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 8736
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16737257
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/737257 | Estimating diagnostic coverage in IC design based on static COI analysis of gate-level netlist and RTL fault simulation | Jan 7, 2020 | Issued |
Array
(
[id] => 16574956
[patent_doc_number] => 10896883
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-01-19
[patent_title] => Integrated circuit security
[patent_app_type] => utility
[patent_app_number] => 16/732724
[patent_app_country] => US
[patent_app_date] => 2020-01-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 11
[patent_no_of_words] => 7735
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 60
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16732724
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/732724 | Integrated circuit security | Jan 1, 2020 | Issued |
Array
(
[id] => 16758868
[patent_doc_number] => 10977420
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-04-13
[patent_title] => Method of decomposing a layout for multiple-patterning lithography
[patent_app_type] => utility
[patent_app_number] => 16/724704
[patent_app_country] => US
[patent_app_date] => 2019-12-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 7963
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16724704
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/724704 | Method of decomposing a layout for multiple-patterning lithography | Dec 22, 2019 | Issued |