
Phat X. Cao
Examiner (ID: 4407, Phone: (571)272-1703 , Office: P/2817 )
| Most Active Art Unit | 2814 |
| Art Unit(s) | 2814, 2817, 2508 |
| Total Applications | 1671 |
| Issued Applications | 1258 |
| Pending Applications | 66 |
| Abandoned Applications | 373 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 15984303
[patent_doc_number] => 10672487
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-06-02
[patent_title] => Semiconductor memory device
[patent_app_type] => utility
[patent_app_number] => 16/459528
[patent_app_country] => US
[patent_app_date] => 2019-07-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 32
[patent_no_of_words] => 15436
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 272
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16459528
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/459528 | Semiconductor memory device | Jun 30, 2019 | Issued |
Array
(
[id] => 15029935
[patent_doc_number] => 20190325972
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-10-24
[patent_title] => RESPONDING TO POWER LOSS
[patent_app_type] => utility
[patent_app_number] => 16/458640
[patent_app_country] => US
[patent_app_date] => 2019-07-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11603
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 156
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16458640
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/458640 | Responding to power loss | Jun 30, 2019 | Issued |
Array
(
[id] => 16279933
[patent_doc_number] => 10762971
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-09-01
[patent_title] => Responding to power loss
[patent_app_type] => utility
[patent_app_number] => 16/446827
[patent_app_country] => US
[patent_app_date] => 2019-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 18
[patent_no_of_words] => 13403
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16446827
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/446827 | Responding to power loss | Jun 19, 2019 | Issued |
Array
(
[id] => 16462063
[patent_doc_number] => 10845408
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-11-24
[patent_title] => Wafer burn-in test circuit and semiconductor memory including the same
[patent_app_type] => utility
[patent_app_number] => 16/440713
[patent_app_country] => US
[patent_app_date] => 2019-06-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 12
[patent_no_of_words] => 4445
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16440713
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/440713 | Wafer burn-in test circuit and semiconductor memory including the same | Jun 12, 2019 | Issued |
Array
(
[id] => 17100453
[patent_doc_number] => 20210288244
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-09-16
[patent_title] => MAGNETIC STORAGE ELEMENT, MAGNETIC HEAD, MAGNETIC STORAGE DEVICE, ELECTRONIC APPARATUS, AND METHOD FOR MANUFACTURING MAGNETIC STORAGE ELEMENT
[patent_app_type] => utility
[patent_app_number] => 17/251329
[patent_app_country] => US
[patent_app_date] => 2019-06-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15209
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17251329
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/251329 | Magnetic storage element, magnetic head, magnetic storage device, electronic apparatus, and method for manufacturing magnetic storage element | Jun 5, 2019 | Issued |
Array
(
[id] => 14812497
[patent_doc_number] => 20190272858
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-09-05
[patent_title] => INPUT BUFFER CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 16/418868
[patent_app_country] => US
[patent_app_date] => 2019-05-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6454
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 65
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16418868
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/418868 | Input buffer circuit | May 20, 2019 | Issued |
Array
(
[id] => 15955733
[patent_doc_number] => 10665784
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-05-26
[patent_title] => Display device and method of manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 16/416880
[patent_app_country] => US
[patent_app_date] => 2019-05-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 12
[patent_no_of_words] => 7027
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 156
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16416880
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/416880 | Display device and method of manufacturing the same | May 19, 2019 | Issued |
Array
(
[id] => 14752531
[patent_doc_number] => 20190259439
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-08-22
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/405219
[patent_app_country] => US
[patent_app_date] => 2019-05-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7208
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16405219
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/405219 | Semiconductor device | May 6, 2019 | Issued |
Array
(
[id] => 14721917
[patent_doc_number] => 20190252022
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-08-15
[patent_title] => SEMICONDUCTOR MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/397009
[patent_app_country] => US
[patent_app_date] => 2019-04-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 22148
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16397009
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/397009 | Semiconductor memory device | Apr 28, 2019 | Issued |
Array
(
[id] => 14721915
[patent_doc_number] => 20190252021
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-08-15
[patent_title] => SEMICONDUCTOR STORAGE DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/391041
[patent_app_country] => US
[patent_app_date] => 2019-04-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13646
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 213
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16391041
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/391041 | Semiconductor storage device | Apr 21, 2019 | Issued |
Array
(
[id] => 14630885
[patent_doc_number] => 20190228811
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-07-25
[patent_title] => ACTIVATION OF MEMORY CORE CIRCUITS IN AN INTEGRATED CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 16/371390
[patent_app_country] => US
[patent_app_date] => 2019-04-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4143
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => 0
[patent_words_short_claim] => 187
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16371390
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/371390 | ACTIVATION OF MEMORY CORE CIRCUITS IN AN INTEGRATED CIRCUIT | Mar 31, 2019 | Abandoned |
Array
(
[id] => 16601297
[patent_doc_number] => 20210027828
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-01-28
[patent_title] => MEMORY DEVICE AND ELECTRONIC DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/041037
[patent_app_country] => US
[patent_app_date] => 2019-03-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 40261
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 162
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17041037
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/041037 | Memory device and electronic device | Mar 19, 2019 | Issued |
Array
(
[id] => 14842659
[patent_doc_number] => 20190279730
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-09-12
[patent_title] => WORD LINE READ DISTURB ERROR REDUCTION THROUGH FINE GRAINED ACCESS COUNTER MECHANISM
[patent_app_type] => utility
[patent_app_number] => 16/357771
[patent_app_country] => US
[patent_app_date] => 2019-03-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5308
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16357771
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/357771 | WORD LINE READ DISTURB ERROR REDUCTION THROUGH FINE GRAINED ACCESS COUNTER MECHANISM | Mar 18, 2019 | Abandoned |
Array
(
[id] => 14540217
[patent_doc_number] => 20190205730
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-07-04
[patent_title] => NEUROMORPHIC CIRCUITS FOR STORING AND GENERATING CONNECTIVITY INFORMATION
[patent_app_type] => utility
[patent_app_number] => 16/299014
[patent_app_country] => US
[patent_app_date] => 2019-03-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12950
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16299014
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/299014 | Neuromorphic circuits for storing and generating connectivity information | Mar 10, 2019 | Issued |
Array
(
[id] => 15656385
[patent_doc_number] => 20200090723
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-03-19
[patent_title] => NONVOLATILE STORAGE DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/286526
[patent_app_country] => US
[patent_app_date] => 2019-02-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4264
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 215
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16286526
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/286526 | Nonvolatile storage device | Feb 25, 2019 | Issued |
Array
(
[id] => 15502911
[patent_doc_number] => 20200051644
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-13
[patent_title] => SEMICONDUCTOR MEMORY
[patent_app_type] => utility
[patent_app_number] => 16/286538
[patent_app_country] => US
[patent_app_date] => 2019-02-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 25316
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 233
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16286538
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/286538 | Semiconductor memory | Feb 25, 2019 | Issued |
Array
(
[id] => 15656447
[patent_doc_number] => 20200090754
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-03-19
[patent_title] => SEMICONDUCTOR MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/286530
[patent_app_country] => US
[patent_app_date] => 2019-02-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 22131
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 209
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16286530
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/286530 | Semiconductor memory device | Feb 25, 2019 | Issued |
Array
(
[id] => 14445879
[patent_doc_number] => 20190180813
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-06-13
[patent_title] => PROTOCOL FOR MEMORY POWER-MODE CONTROL
[patent_app_type] => utility
[patent_app_number] => 16/276338
[patent_app_country] => US
[patent_app_date] => 2019-02-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4488
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16276338
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/276338 | Protocol for memory power-mode control | Feb 13, 2019 | Issued |
Array
(
[id] => 14445865
[patent_doc_number] => 20190180806
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-06-13
[patent_title] => SEMICONDUCTOR MEMORY DEVICE AND DETECTION CLOCK PATTERN GENERATING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/274860
[patent_app_country] => US
[patent_app_date] => 2019-02-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4801
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 157
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16274860
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/274860 | Semiconductor memory device and detection clock pattern generating method thereof | Feb 12, 2019 | Issued |
Array
(
[id] => 14413361
[patent_doc_number] => 20190172524
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-06-06
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/272123
[patent_app_country] => US
[patent_app_date] => 2019-02-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6901
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 188
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16272123
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/272123 | Semiconductor device | Feb 10, 2019 | Issued |