| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 17752782
[patent_doc_number] => 20220230987
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-07-21
[patent_title] => CHIP PACKAGING METHOD AND PARTICLE CHIPS
[patent_app_type] => utility
[patent_app_number] => 17/653472
[patent_app_country] => US
[patent_app_date] => 2022-03-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4426
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17653472
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/653472 | Chip packaging method and particle chips | Mar 3, 2022 | Issued |
Array
(
[id] => 19444630
[patent_doc_number] => 12094922
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-09-17
[patent_title] => Inductance traces protected through shielding layers
[patent_app_type] => utility
[patent_app_number] => 17/686744
[patent_app_country] => US
[patent_app_date] => 2022-03-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 25
[patent_no_of_words] => 5044
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17686744
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/686744 | Inductance traces protected through shielding layers | Mar 3, 2022 | Issued |
Array
(
[id] => 18615820
[patent_doc_number] => 20230282559
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-09-07
[patent_title] => MULTI-ROLE SEMICONDUCTOR DEVICE SUBSTRATES, SEMICONDUCTOR DEVICE ASSEMBLIES EMPLOYING THE SAME, AND METHODS FOR FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/686225
[patent_app_country] => US
[patent_app_date] => 2022-03-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4004
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17686225
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/686225 | Multi-role semiconductor device substrates, semiconductor device assemblies employing the same, and methods for forming the same | Mar 2, 2022 | Issued |
Array
(
[id] => 20244248
[patent_doc_number] => 12424580
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-09-23
[patent_title] => Chip package with integrated off-die inductor
[patent_app_type] => utility
[patent_app_number] => 17/680223
[patent_app_country] => US
[patent_app_date] => 2022-02-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 17
[patent_no_of_words] => 3502
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 52
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17680223
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/680223 | Chip package with integrated off-die inductor | Feb 23, 2022 | Issued |
Array
(
[id] => 18387345
[patent_doc_number] => 11658138
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-05-23
[patent_title] => Semiconductor device including uneven contact in passivation layer
[patent_app_type] => utility
[patent_app_number] => 17/679122
[patent_app_country] => US
[patent_app_date] => 2022-02-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 9
[patent_no_of_words] => 3329
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17679122
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/679122 | Semiconductor device including uneven contact in passivation layer | Feb 23, 2022 | Issued |
Array
(
[id] => 20457653
[patent_doc_number] => 12520726
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-01-06
[patent_title] => Display module and display apparatus
[patent_app_type] => utility
[patent_app_number] => 18/041747
[patent_app_country] => US
[patent_app_date] => 2022-02-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 32
[patent_no_of_words] => 11669
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18041747
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/041747 | Display module and display apparatus | Feb 23, 2022 | Issued |
Array
(
[id] => 18570641
[patent_doc_number] => 20230260978
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-08-17
[patent_title] => PACKAGE STRUCTURE, SEMICONDUCTOR DEVICE AND METHOD OF FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/672705
[patent_app_country] => US
[patent_app_date] => 2022-02-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7219
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17672705
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/672705 | Package structure, semiconductor device comprising grating coupler and reflector structure embedded in the dielectric layer | Feb 15, 2022 | Issued |
Array
(
[id] => 18570603
[patent_doc_number] => 20230260940
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-08-17
[patent_title] => SEMICONDUCTOR STRUCTURE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/672727
[patent_app_country] => US
[patent_app_date] => 2022-02-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10661
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17672727
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/672727 | Semiconductor structure comprising dummy feature interposed between the bonding connectors | Feb 15, 2022 | Issued |
Array
(
[id] => 18251970
[patent_doc_number] => 20230079009
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-16
[patent_title] => MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/669822
[patent_app_country] => US
[patent_app_date] => 2022-02-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12473
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 321
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17669822
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/669822 | Memory device comprising various conductors/members in bridge region and memory region of a memory device | Feb 10, 2022 | Issued |
Array
(
[id] => 17870937
[patent_doc_number] => 20220293674
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-15
[patent_title] => Light emitting module and display device comprising the same
[patent_app_type] => utility
[patent_app_number] => 17/668948
[patent_app_country] => US
[patent_app_date] => 2022-02-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7427
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 43
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17668948
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/668948 | Light emitting module and display device comprising reflective layer surrounding the light emitting units | Feb 9, 2022 | Issued |
Array
(
[id] => 17833909
[patent_doc_number] => 20220271213
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-08-25
[patent_title] => Semiconductor Device
[patent_app_type] => utility
[patent_app_number] => 17/590965
[patent_app_country] => US
[patent_app_date] => 2022-02-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8807
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17590965
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/590965 | Semiconductor device comprising plurality of diffusion layer electrodes with different conductivities and gate electrodes | Feb 1, 2022 | Issued |
Array
(
[id] => 18991170
[patent_doc_number] => 20240063139
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-22
[patent_title] => ELECTRONIC ASSEMBLY AND METHOD FOR FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/278681
[patent_app_country] => US
[patent_app_date] => 2022-01-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5479
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 212
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18278681
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/278681 | Electronic assembly comprising metal foil layer exposing solder bumps and method for fabricating the same | Jan 27, 2022 | Issued |
Array
(
[id] => 18935599
[patent_doc_number] => 11888044
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-01-30
[patent_title] => Semiconductor devices with stacked transistor structures
[patent_app_type] => utility
[patent_app_number] => 17/583314
[patent_app_country] => US
[patent_app_date] => 2022-01-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 36
[patent_figures_cnt] => 36
[patent_no_of_words] => 12502
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17583314
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/583314 | Semiconductor devices with stacked transistor structures | Jan 24, 2022 | Issued |
Array
(
[id] => 18534989
[patent_doc_number] => 20230240070
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-07-27
[patent_title] => THREE-DIMENSIONAL MEMORY DEVICE WITH SELF-ALIGNED ETCH STOP RINGS FOR A SOURCE CONTACT LAYER AND METHOD OF MAKING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/583456
[patent_app_country] => US
[patent_app_date] => 2022-01-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 21415
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 150
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17583456
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/583456 | Three-dimensional memory device with self-aligned etch stop rings for a source contact layer and method of making the same | Jan 24, 2022 | Issued |
Array
(
[id] => 19679524
[patent_doc_number] => 12191398
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-01-07
[patent_title] => Semiconductor device comprising lightly doped drain (LDD) region between channel and drain region
[patent_app_type] => utility
[patent_app_number] => 17/579740
[patent_app_country] => US
[patent_app_date] => 2022-01-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 40
[patent_no_of_words] => 6682
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17579740
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/579740 | Semiconductor device comprising lightly doped drain (LDD) region between channel and drain region | Jan 19, 2022 | Issued |
Array
(
[id] => 18514673
[patent_doc_number] => 20230230934
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-07-20
[patent_title] => Semiconductor Device with Compartment Shield Formed from Metal Bars and Manufacturing Method Thereof
[patent_app_type] => utility
[patent_app_number] => 17/648365
[patent_app_country] => US
[patent_app_date] => 2022-01-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4108
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 19
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17648365
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/648365 | Semiconductor device with compartment shield formed from metal bars and manufacturing method thereof | Jan 18, 2022 | Issued |
Array
(
[id] => 18068196
[patent_doc_number] => 20220399284
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-12-15
[patent_title] => SEMICONDUCTOR DEVICE INCLUDING WELL REGION
[patent_app_type] => utility
[patent_app_number] => 17/574212
[patent_app_country] => US
[patent_app_date] => 2022-01-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7273
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17574212
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/574212 | Semiconductor device including well region | Jan 11, 2022 | Issued |
Array
(
[id] => 17566653
[patent_doc_number] => 20220130802
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-04-28
[patent_title] => SEMICONDUCTOR PACKAGES
[patent_app_type] => utility
[patent_app_number] => 17/571796
[patent_app_country] => US
[patent_app_date] => 2022-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9782
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 180
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17571796
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/571796 | Semiconductor packages | Jan 9, 2022 | Issued |
Array
(
[id] => 19733955
[patent_doc_number] => 12211957
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-01-28
[patent_title] => Flip-chip light-emitting diode comprising multiple transparent dielectric layers and distributed Bragg reflector (DBR) structure
[patent_app_type] => utility
[patent_app_number] => 17/571218
[patent_app_country] => US
[patent_app_date] => 2022-01-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 4369
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 231
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17571218
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/571218 | Flip-chip light-emitting diode comprising multiple transparent dielectric layers and distributed Bragg reflector (DBR) structure | Jan 6, 2022 | Issued |
Array
(
[id] => 18371876
[patent_doc_number] => 11652058
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-05-16
[patent_title] => Substrate loss reduction for semiconductor devices
[patent_app_type] => utility
[patent_app_number] => 17/568881
[patent_app_country] => US
[patent_app_date] => 2022-01-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 33
[patent_figures_cnt] => 62
[patent_no_of_words] => 13723
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17568881
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/568881 | Substrate loss reduction for semiconductor devices | Jan 4, 2022 | Issued |