Phuong Chi Thi Nguyen

Array ( [id] => 7091779 [patent_doc_number] => 20050010735 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-01-13 [patent_title] => 'Security for logical unit in storage system' [patent_app_type] => utility [patent_app_number] => 10/902795 [patent_app_country] => US [patent_app_date] => 2004-08-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 18 [patent_no_of_words] => 8713 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0010/20050010735.pdf [firstpage_image] =>[orig_patent_app_number] => 10902795 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7112761 [patent_doc_number] => 20050210217 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-09-22 [patent_title] => 'Storage management method and storage management system' [patent_app_type] => utility [patent_app_number] => 10/849482 [patent_app_country] => US [patent_app_date] => 2004-05-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 8689 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0210/20050210217.pdf [firstpage_image] =>[orig_patent_app_number] => 10849482 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6927469 [patent_doc_number] => 20050240726 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-10-27 [patent_title] => 'Synergistic hybrid disk drive' [patent_app_type] => utility [patent_app_number] => 10/832514 [patent_app_country] => US [patent_app_date] => 2004-04-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3261 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0240/20050240726.pdf [firstpage_image] =>[orig_patent_app_number] => 10832514 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 653571 [patent_doc_number] => 07114044 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-09-26 [patent_title] => 'Storage system, method of controlling storage system, and storage device' [patent_app_type] => utility [patent_app_number] => 10/823618 [patent_app_country] => US [patent_app_date] => 2004-04-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 13 [patent_no_of_words] => 8956 [patent_no_of_claims] => 49 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 273 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/114/07114044.pdf [firstpage_image] =>[orig_patent_app_number] => 10823618 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7140593 [patent_doc_number] => 20050182900 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-08-18 [patent_title] => 'Storage system' [patent_app_type] => utility [patent_app_number] => 10/822700 [patent_app_country] => US [patent_app_date] => 2004-04-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 8474 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0182/20050182900.pdf [firstpage_image] =>[orig_patent_app_number] => 10822700 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 877546 [patent_doc_number] => 07363462 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-04-22 [patent_title] => 'Performing virtual to global address translation in processing subsystem' [patent_app_type] => utility [patent_app_number] => 10/817689 [patent_app_country] => US [patent_app_date] => 2004-04-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 11 [patent_no_of_words] => 9053 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 179 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/363/07363462.pdf [firstpage_image] =>[orig_patent_app_number] => 10817689 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7021469 [patent_doc_number] => 20050223157 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-10-06 [patent_title] => 'Fast non-volatile random access memory in electronic devices' [patent_app_type] => utility [patent_app_number] => 10/817448 [patent_app_country] => US [patent_app_date] => 2004-04-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4988 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0223/20050223157.pdf [firstpage_image] =>[orig_patent_app_number] => 10817448 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 882082 [patent_doc_number] => 07360036 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-04-15 [patent_title] => 'Data memory circuit' [patent_app_type] => utility [patent_app_number] => 10/817504 [patent_app_country] => US [patent_app_date] => 2004-04-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 4854 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 145 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/360/07360036.pdf [firstpage_image] =>[orig_patent_app_number] => 10817504 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 882148 [patent_doc_number] => 07360056 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-04-15 [patent_title] => 'Multi-node system in which global address generated by processing subsystem includes global to local translation information' [patent_app_type] => utility [patent_app_number] => 10/817630 [patent_app_country] => US [patent_app_date] => 2004-04-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 11 [patent_no_of_words] => 9118 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 213 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/360/07360056.pdf [firstpage_image] =>[orig_patent_app_number] => 10817630 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7063169 [patent_doc_number] => 20050005074 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-01-06 [patent_title] => 'Multi-node system in which home memory subsystem stores global to local address translation information for replicating nodes' [patent_app_type] => utility [patent_app_number] => 10/817632 [patent_app_country] => US [patent_app_date] => 2004-04-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 9007 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0005/20050005074.pdf [firstpage_image] =>[orig_patent_app_number] => 10817632 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4591927 [patent_doc_number] => 07836259 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2010-11-16 [patent_title] => 'Prefetch unit for use with a cache memory subsystem of a cache memory hierarchy' [patent_app_type] => utility [patent_app_number] => 10/817693 [patent_app_country] => US [patent_app_date] => 2004-04-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 5835 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 155 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/836/07836259.pdf [firstpage_image] =>[orig_patent_app_number] => 10817693 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4479181 [patent_doc_number] => 07945760 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2011-05-17 [patent_title] => 'Methods and apparatus for address translation functions' [patent_app_type] => utility [patent_app_number] => 10/815294 [patent_app_country] => US [patent_app_date] => 2004-04-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 16 [patent_no_of_words] => 8049 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 99 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/945/07945760.pdf [firstpage_image] =>[orig_patent_app_number] => 10815294 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5668706 [patent_doc_number] => 20060174056 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-08-03 [patent_title] => 'Universal memory device having a profil storage unit' [patent_app_type] => utility [patent_app_number] => 10/549367 [patent_app_country] => US [patent_app_date] => 2004-03-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 6905 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0174/20060174056.pdf [firstpage_image] =>[orig_patent_app_number] => 10549367 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 940460 [patent_doc_number] => 06973555 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-12-06 [patent_title] => 'Storage device and system for providing communications buffer reservation function' [patent_app_type] => utility [patent_app_number] => 10/803227 [patent_app_country] => US [patent_app_date] => 2004-03-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 15 [patent_no_of_words] => 14217 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 199 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/973/06973555.pdf [firstpage_image] =>[orig_patent_app_number] => 10803227 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6913919 [patent_doc_number] => 20050177677 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-08-11 [patent_title] => 'Arbitration system having a packet memory and method for memory responses in a hub-based memory system' [patent_app_type] => utility [patent_app_number] => 10/773520 [patent_app_country] => US [patent_app_date] => 2004-02-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3391 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0177/20050177677.pdf [firstpage_image] =>[orig_patent_app_number] => 10773520 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 553913 [patent_doc_number] => 07181584 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-02-20 [patent_title] => 'Dynamic command and/or address mirroring system and method for memory modules' [patent_app_type] => utility [patent_app_number] => 10/773518 [patent_app_country] => US [patent_app_date] => 2004-02-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 8 [patent_no_of_words] => 6787 [patent_no_of_claims] => 40 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 115 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/181/07181584.pdf [firstpage_image] =>[orig_patent_app_number] => 10773518 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 38180 [patent_doc_number] => 07788451 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-08-31 [patent_title] => 'Apparatus and method for data bypass for a bi-directional data bus in a hub-based memory sub-system' [patent_app_type] => utility [patent_app_number] => 10/773583 [patent_app_country] => US [patent_app_date] => 2004-02-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 4141 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 216 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/788/07788451.pdf [firstpage_image] =>[orig_patent_app_number] => 10773583 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 908407 [patent_doc_number] => 07337281 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-02-26 [patent_title] => 'Storage system and data caching method in the system' [patent_app_type] => utility [patent_app_number] => 10/770007 [patent_app_country] => US [patent_app_date] => 2004-02-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 10439 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 474 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/337/07337281.pdf [firstpage_image] =>[orig_patent_app_number] => 10770007 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7006751 [patent_doc_number] => 20050172064 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-08-04 [patent_title] => 'Method and apparatus for addressing in mass storage non-volatile memory devices' [patent_app_type] => utility [patent_app_number] => 10/766320 [patent_app_country] => US [patent_app_date] => 2004-01-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2567 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0172/20050172064.pdf [firstpage_image] =>[orig_patent_app_number] => 10766320 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7457040 [patent_doc_number] => 20040186966 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-09-23 [patent_title] => 'System chip and related method of data access' [patent_app_type] => new [patent_app_number] => 10/765897 [patent_app_country] => US [patent_app_date] => 2004-01-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2883 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 65 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0186/20040186966.pdf [firstpage_image] =>[orig_patent_app_number] => 10765897 [rel_patent_id] =>[rel_patent_doc_number] =>)