Phuong Chi Thi Nguyen

Array ( [id] => 6731925 [patent_doc_number] => 20030188115 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-10-02 [patent_title] => 'SYSTEM AND METHOD FOR BACKING UP DATA FROM A QUIESCED STORAGE DEVICE' [patent_app_type] => new [patent_app_number] => 10/249333 [patent_app_country] => US [patent_app_date] => 2003-04-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 9149 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 43 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0188/20030188115.pdf [firstpage_image] =>[orig_patent_app_number] => 10249333 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7352706 [patent_doc_number] => 20040193804 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-09-30 [patent_title] => 'Equal access to prevent gateword dominance in a multiprocessor write-into-cache environment' [patent_app_type] => new [patent_app_number] => 10/403703 [patent_app_country] => US [patent_app_date] => 2003-03-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 4811 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 309 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0193/20040193804.pdf [firstpage_image] =>[orig_patent_app_number] => 10403703 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7352670 [patent_doc_number] => 20040193801 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-09-30 [patent_title] => 'System, apparatus, and process for evaluating projected cache sizes' [patent_app_type] => new [patent_app_number] => 10/403324 [patent_app_country] => US [patent_app_date] => 2003-03-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 7566 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 45 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0193/20040193801.pdf [firstpage_image] =>[orig_patent_app_number] => 10403324 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 679982 [patent_doc_number] => 07089369 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-08-08 [patent_title] => 'Method for optimizing utilization of a double-data-rate-SDRAM memory system' [patent_app_type] => utility [patent_app_number] => 10/403843 [patent_app_country] => US [patent_app_date] => 2003-03-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 4275 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 146 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/089/07089369.pdf [firstpage_image] =>[orig_patent_app_number] => 10403843 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 882033 [patent_doc_number] => 07360020 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-04-15 [patent_title] => 'Method for improving cache-miss performance' [patent_app_type] => utility [patent_app_number] => 10/403797 [patent_app_country] => US [patent_app_date] => 2003-03-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 22 [patent_no_of_words] => 13199 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 175 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/360/07360020.pdf [firstpage_image] =>[orig_patent_app_number] => 10403797 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 705053 [patent_doc_number] => 07069387 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-06-27 [patent_title] => 'Optimized cache structure for multi-texturing' [patent_app_type] => utility [patent_app_number] => 10/403515 [patent_app_country] => US [patent_app_date] => 2003-03-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 22 [patent_no_of_words] => 12956 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 85 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/069/07069387.pdf [firstpage_image] =>[orig_patent_app_number] => 10403515 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7457063 [patent_doc_number] => 20040186968 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-09-23 [patent_title] => 'Method, system, and program for establishing and maintaining a point-in-time copy' [patent_app_type] => new [patent_app_number] => 10/393859 [patent_app_country] => US [patent_app_date] => 2003-03-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 7247 [patent_no_of_claims] => 41 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 87 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0186/20040186968.pdf [firstpage_image] =>[orig_patent_app_number] => 10393859 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 553839 [patent_doc_number] => 07181578 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2007-02-20 [patent_title] => 'Method and apparatus for efficient scalable storage management' [patent_app_type] => utility [patent_app_number] => 10/393390 [patent_app_country] => US [patent_app_date] => 2003-03-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 15 [patent_no_of_words] => 12347 [patent_no_of_claims] => 39 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 106 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/181/07181578.pdf [firstpage_image] =>[orig_patent_app_number] => 10393390 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7456895 [patent_doc_number] => 20040186951 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-09-23 [patent_title] => 'Semantically-aware, dynamic, window-based disc scheduling method and apparatus for better fulfilling application requirements' [patent_app_type] => new [patent_app_number] => 10/393566 [patent_app_country] => US [patent_app_date] => 2003-03-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3916 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 107 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0186/20040186951.pdf [firstpage_image] =>[orig_patent_app_number] => 10393566 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7457000 [patent_doc_number] => 20040186960 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-09-23 [patent_title] => 'Computer processor data prefetch unit' [patent_app_type] => new [patent_app_number] => 10/393890 [patent_app_country] => US [patent_app_date] => 2003-03-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4560 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 65 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0186/20040186960.pdf [firstpage_image] =>[orig_patent_app_number] => 10393890 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 877480 [patent_doc_number] => 07363434 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-04-22 [patent_title] => 'Method, system, and computer-readable medium for updating memory devices in a multi-processor computer system' [patent_app_type] => utility [patent_app_number] => 10/391719 [patent_app_country] => US [patent_app_date] => 2003-03-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 5450 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 243 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/363/07363434.pdf [firstpage_image] =>[orig_patent_app_number] => 10391719 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7006783 [patent_doc_number] => 20050172096 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-08-04 [patent_title] => 'Morphing memory pools' [patent_app_type] => utility [patent_app_number] => 10/509456 [patent_app_country] => US [patent_app_date] => 2003-03-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2330 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0172/20050172096.pdf [firstpage_image] =>[orig_patent_app_number] => 10509456 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7411177 [patent_doc_number] => 20040024793 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-02-05 [patent_title] => 'Data processing method, and memory area search system and program' [patent_app_type] => new [patent_app_number] => 10/376090 [patent_app_country] => US [patent_app_date] => 2003-02-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 5108 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 54 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0024/20040024793.pdf [firstpage_image] =>[orig_patent_app_number] => 10376090 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 947633 [patent_doc_number] => 06965968 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-11-15 [patent_title] => 'Policy-based caching' [patent_app_type] => utility [patent_app_number] => 10/376215 [patent_app_country] => US [patent_app_date] => 2003-02-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 5129 [patent_no_of_claims] => 38 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 119 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/965/06965968.pdf [firstpage_image] =>[orig_patent_app_number] => 10376215 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6712486 [patent_doc_number] => 20030172235 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-09-11 [patent_title] => 'Read data storage controller with bypass read data return path' [patent_app_type] => new [patent_app_number] => 10/375625 [patent_app_country] => US [patent_app_date] => 2003-02-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 7280 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 105 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0172/20030172235.pdf [firstpage_image] =>[orig_patent_app_number] => 10375625 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7407617 [patent_doc_number] => 20040019761 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-01-29 [patent_title] => 'Flash storage medium having a NAND-type flash memory' [patent_app_type] => new [patent_app_number] => 10/374130 [patent_app_country] => US [patent_app_date] => 2003-02-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 22 [patent_no_of_words] => 6959 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 214 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0019/20040019761.pdf [firstpage_image] =>[orig_patent_app_number] => 10374130 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 571235 [patent_doc_number] => 07469328 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2008-12-23 [patent_title] => 'Synchronization technique for high speed memory subsystem' [patent_app_type] => utility [patent_app_number] => 10/359985 [patent_app_country] => US [patent_app_date] => 2003-02-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5945 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 171 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/469/07469328.pdf [firstpage_image] =>[orig_patent_app_number] => 10359985 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 937563 [patent_doc_number] => 06976147 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-12-13 [patent_title] => 'Stride-based prefetch mechanism using a prediction confidence value' [patent_app_type] => utility [patent_app_number] => 10/347828 [patent_app_country] => US [patent_app_date] => 2003-01-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 8337 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 169 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/976/06976147.pdf [firstpage_image] =>[orig_patent_app_number] => 10347828 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7312418 [patent_doc_number] => 20040143696 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-07-22 [patent_title] => 'Data storage system for fast booting of computer' [patent_app_type] => new [patent_app_number] => 10/347756 [patent_app_country] => US [patent_app_date] => 2003-01-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 3370 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 140 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0143/20040143696.pdf [firstpage_image] =>[orig_patent_app_number] => 10347756 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7308985 [patent_doc_number] => 20040117569 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-06-17 [patent_title] => 'Memory system having two-way ring topology and memory device and memory module for ring-topology memory system' [patent_app_type] => new [patent_app_number] => 10/347733 [patent_app_country] => US [patent_app_date] => 2003-01-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 5904 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 55 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0117/20040117569.pdf [firstpage_image] =>[orig_patent_app_number] => 10347733 [rel_patent_id] =>[rel_patent_doc_number] =>)