Phuong Chi Thi Nguyen

Array ( [id] => 633318 [patent_doc_number] => 07133975 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2006-11-07 [patent_title] => 'Cache memory system including a cache memory employing a tag including associated touch bits' [patent_app_type] => utility [patent_app_number] => 10/347827 [patent_app_country] => US [patent_app_date] => 2003-01-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 7180 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 236 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/133/07133975.pdf [firstpage_image] =>[orig_patent_app_number] => 10347827 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 680070 [patent_doc_number] => 07089400 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2006-08-08 [patent_title] => 'Data speculation based on stack-relative addressing patterns' [patent_app_type] => utility [patent_app_number] => 10/347822 [patent_app_country] => US [patent_app_date] => 2003-01-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 18 [patent_no_of_words] => 21734 [patent_no_of_claims] => 75 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 100 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/089/07089400.pdf [firstpage_image] =>[orig_patent_app_number] => 10347822 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 396729 [patent_doc_number] => 07299331 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-11-20 [patent_title] => 'Method and apparatus for adding main memory in computer systems operating with mirrored main memory' [patent_app_type] => utility [patent_app_number] => 10/348181 [patent_app_country] => US [patent_app_date] => 2003-01-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 3145 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 146 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/299/07299331.pdf [firstpage_image] =>[orig_patent_app_number] => 10348181 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 716676 [patent_doc_number] => 07058768 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-06-06 [patent_title] => 'Memory isolation through address translation data edit control' [patent_app_type] => utility [patent_app_number] => 10/319148 [patent_app_country] => US [patent_app_date] => 2002-12-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 11926 [patent_no_of_claims] => 86 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 167 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/058/07058768.pdf [firstpage_image] =>[orig_patent_app_number] => 10319148 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7477001 [patent_doc_number] => 20040098575 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-05-20 [patent_title] => 'Processor cache memory as RAM for execution of boot code' [patent_app_type] => new [patent_app_number] => 10/295406 [patent_app_country] => US [patent_app_date] => 2002-11-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4353 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 77 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0098/20040098575.pdf [firstpage_image] =>[orig_patent_app_number] => 10295406 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7476953 [patent_doc_number] => 20040098545 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-05-20 [patent_title] => 'Transferring data in selectable transfer modes' [patent_app_type] => new [patent_app_number] => 10/295651 [patent_app_country] => US [patent_app_date] => 2002-11-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 9918 [patent_no_of_claims] => 40 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 72 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0098/20040098545.pdf [firstpage_image] =>[orig_patent_app_number] => 10295651 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 785993 [patent_doc_number] => 06993624 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-01-31 [patent_title] => 'Method and apparatus for selecting enqueued data access operations for execution in a disk drive data storage device' [patent_app_type] => utility [patent_app_number] => 10/285256 [patent_app_country] => US [patent_app_date] => 2002-10-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 9085 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 171 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/993/06993624.pdf [firstpage_image] =>[orig_patent_app_number] => 10285256 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 705062 [patent_doc_number] => 07069393 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-06-27 [patent_title] => 'Storage system providing file aware caching and file aware remote copy' [patent_app_type] => utility [patent_app_number] => 10/270514 [patent_app_country] => US [patent_app_date] => 2002-10-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 15 [patent_no_of_words] => 5931 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 365 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/069/07069393.pdf [firstpage_image] =>[orig_patent_app_number] => 10270514 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7282285 [patent_doc_number] => 20040064662 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-04-01 [patent_title] => 'Methods and apparatus for bus control in digital signal processors' [patent_app_type] => new [patent_app_number] => 10/255975 [patent_app_country] => US [patent_app_date] => 2002-09-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 21 [patent_no_of_words] => 7759 [patent_no_of_claims] => 48 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 69 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0064/20040064662.pdf [firstpage_image] =>[orig_patent_app_number] => 10255975 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 680008 [patent_doc_number] => 07089377 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2006-08-08 [patent_title] => 'Virtualization system for computers with a region-based memory architecture' [patent_app_type] => utility [patent_app_number] => 10/236245 [patent_app_country] => US [patent_app_date] => 2002-09-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 8 [patent_no_of_words] => 10692 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 82 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/089/07089377.pdf [firstpage_image] =>[orig_patent_app_number] => 10236245 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7605709 [patent_doc_number] => 07100013 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2006-08-29 [patent_title] => 'Method and apparatus for partial memory power shutoff' [patent_app_type] => utility [patent_app_number] => 10/232504 [patent_app_country] => US [patent_app_date] => 2002-08-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5195 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 73 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/100/07100013.pdf [firstpage_image] =>[orig_patent_app_number] => 10232504 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 731173 [patent_doc_number] => 07047381 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-05-16 [patent_title] => 'System and method for providing one-time programmable memory with fault tolerance' [patent_app_type] => utility [patent_app_number] => 10/199206 [patent_app_country] => US [patent_app_date] => 2002-07-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3614 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 63 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/047/07047381.pdf [firstpage_image] =>[orig_patent_app_number] => 10199206 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7367529 [patent_doc_number] => 20040015666 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-01-22 [patent_title] => 'Method and apparatus for asynchronous read control' [patent_app_type] => new [patent_app_number] => 10/199184 [patent_app_country] => US [patent_app_date] => 2002-07-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 8158 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 46 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0015/20040015666.pdf [firstpage_image] =>[orig_patent_app_number] => 10199184 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6320791 [patent_doc_number] => 20020196572 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-12-26 [patent_title] => 'Systems and methods for removing data stored on long-term memory devices' [patent_app_type] => new [patent_app_number] => 10/174984 [patent_app_country] => US [patent_app_date] => 2002-06-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 6577 [patent_no_of_claims] => 45 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 50 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0196/20020196572.pdf [firstpage_image] =>[orig_patent_app_number] => 10174984 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7679282 [patent_doc_number] => 20030167370 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-09-04 [patent_title] => 'Data processing apparatus and data processing method' [patent_app_type] => new [patent_app_number] => 10/343569 [patent_app_country] => US [patent_app_date] => 2003-01-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 6258 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 89 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0167/20030167370.pdf [firstpage_image] =>[orig_patent_app_number] => 10343569 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6051417 [patent_doc_number] => 20020169926 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-11-14 [patent_title] => 'Systems and methods for efficient cache management in streaming applications' [patent_app_type] => new [patent_app_number] => 10/126986 [patent_app_country] => US [patent_app_date] => 2002-04-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 9060 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 87 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0169/20020169926.pdf [firstpage_image] =>[orig_patent_app_number] => 10126986 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 414779 [patent_doc_number] => 07284111 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2007-10-16 [patent_title] => 'Integrated multidimensional sorter' [patent_app_type] => utility [patent_app_number] => 10/125686 [patent_app_country] => US [patent_app_date] => 2002-04-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 12 [patent_no_of_words] => 6922 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 188 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/284/07284111.pdf [firstpage_image] =>[orig_patent_app_number] => 10125686 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6791141 [patent_doc_number] => 20030086485 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-05-08 [patent_title] => 'Master to multi-slave asynchronous transmit fifo' [patent_app_type] => new [patent_app_number] => 10/008872 [patent_app_country] => US [patent_app_date] => 2001-11-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5417 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 35 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0086/20030086485.pdf [firstpage_image] =>[orig_patent_app_number] => 10008872 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 629805 [patent_doc_number] => 07136965 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-11-14 [patent_title] => 'Microcomputer' [patent_app_type] => utility [patent_app_number] => 09/922950 [patent_app_country] => US [patent_app_date] => 2001-08-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 4376 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 66 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/136/07136965.pdf [firstpage_image] =>[orig_patent_app_number] => 09922950 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6636923 [patent_doc_number] => 20020016878 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-02-07 [patent_title] => 'Technique for guaranteeing the availability of per thread storage in a distributed computing environment' [patent_app_type] => new [patent_app_number] => 09/912833 [patent_app_country] => US [patent_app_date] => 2001-07-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5494 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 47 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0016/20020016878.pdf [firstpage_image] =>[orig_patent_app_number] => 09912833 [rel_patent_id] =>[rel_patent_doc_number] =>)