
Phuong M. Phu
Examiner (ID: 19670, Phone: (571)272-3009 , Office: P/2634 )
| Most Active Art Unit | 2632 |
| Art Unit(s) | 2631, 2632, 2734, 2611, 2634 |
| Total Applications | 1997 |
| Issued Applications | 1819 |
| Pending Applications | 70 |
| Abandoned Applications | 137 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 18858479
[patent_doc_number] => 11856082
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-12-26
[patent_title] => Widespread equispatiated phase generation of a clock divided by a non-integer factor
[patent_app_type] => utility
[patent_app_number] => 17/552490
[patent_app_country] => US
[patent_app_date] => 2021-12-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 9515
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17552490
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/552490 | Widespread equispatiated phase generation of a clock divided by a non-integer factor | Dec 15, 2021 | Issued |
Array
(
[id] => 18175769
[patent_doc_number] => 11575496
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2023-02-07
[patent_title] => Retiming circuit module, signal transmission system and signal transmission method
[patent_app_type] => utility
[patent_app_number] => 17/547241
[patent_app_country] => US
[patent_app_date] => 2021-12-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 5883
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 242
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17547241
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/547241 | Retiming circuit module, signal transmission system and signal transmission method | Dec 9, 2021 | Issued |
Array
(
[id] => 17693486
[patent_doc_number] => 20220200779
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-23
[patent_title] => COMMUNICATION APPARATUS, METHOD OF CONTROLLING COMMUNICATION APPARATUS, AND STORAGE MEDIUM
[patent_app_type] => utility
[patent_app_number] => 17/548014
[patent_app_country] => US
[patent_app_date] => 2021-12-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12234
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17548014
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/548014 | Communication apparatus, method of controlling communication apparatus, and storage medium | Dec 9, 2021 | Issued |
Array
(
[id] => 18318132
[patent_doc_number] => 11632227
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-04-18
[patent_title] => Signal interpolation method and measurement instrument
[patent_app_type] => utility
[patent_app_number] => 17/543241
[patent_app_country] => US
[patent_app_date] => 2021-12-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 3860
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17543241
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/543241 | Signal interpolation method and measurement instrument | Dec 5, 2021 | Issued |
Array
(
[id] => 17510100
[patent_doc_number] => 20220103204
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-31
[patent_title] => METHOD AND DEVICE FOR TRANSMITTING DATA BY USING POWER LINE, AND METHOD AND DEVICE FOR RECEIVING DATA BY USING POWER LINE
[patent_app_type] => utility
[patent_app_number] => 17/457691
[patent_app_country] => US
[patent_app_date] => 2021-12-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8143
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 170
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17457691
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/457691 | Method and device for transmitting data by using power line, and method and device for receiving data by using power line | Dec 5, 2021 | Issued |
Array
(
[id] => 18121373
[patent_doc_number] => 11552777
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-01-10
[patent_title] => Time domains synchronization in a system on chip
[patent_app_type] => utility
[patent_app_number] => 17/457354
[patent_app_country] => US
[patent_app_date] => 2021-12-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6124
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17457354
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/457354 | Time domains synchronization in a system on chip | Dec 1, 2021 | Issued |
Array
(
[id] => 18849816
[patent_doc_number] => 20230412220
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-12-21
[patent_title] => METHOD AND SYSTEM FOR UNSUPERVISED USER CLUSTERING AND POWER ALLOCATION IN NON-ORTHOGONAL MULTIPLE ACCESS (NOMA)-AIDED MASSIVE MULTIPLE INPUT-MULTIPLE OUTPUT (MIMO) NETWORKS
[patent_app_type] => utility
[patent_app_number] => 18/252096
[patent_app_country] => US
[patent_app_date] => 2021-12-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9428
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18252096
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/252096 | Method and system for unsupervised user clustering and power allocation in non-orthogonal multiple access (NOMA)-aided massive multiple input-multiple output (MIMO) networks | Nov 30, 2021 | Issued |
Array
(
[id] => 18594107
[patent_doc_number] => 11743024
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-08-29
[patent_title] => Communication device and communication system
[patent_app_type] => utility
[patent_app_number] => 17/536751
[patent_app_country] => US
[patent_app_date] => 2021-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 28
[patent_no_of_words] => 14773
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 150
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17536751
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/536751 | Communication device and communication system | Nov 28, 2021 | Issued |
Array
(
[id] => 18640163
[patent_doc_number] => 11764795
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-09-19
[patent_title] => Fractional phase locked loop (PLL) with digital control driven by clock with higher frequency than PLL feedback signal
[patent_app_type] => utility
[patent_app_number] => 17/537264
[patent_app_country] => US
[patent_app_date] => 2021-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 6639
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17537264
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/537264 | Fractional phase locked loop (PLL) with digital control driven by clock with higher frequency than PLL feedback signal | Nov 28, 2021 | Issued |
Array
(
[id] => 18395553
[patent_doc_number] => 20230163774
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-05-25
[patent_title] => DISTORTION REDUCTION CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 17/456207
[patent_app_country] => US
[patent_app_date] => 2021-11-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5154
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17456207
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/456207 | Distortion reduction circuit | Nov 22, 2021 | Issued |
Array
(
[id] => 18175679
[patent_doc_number] => 11575405
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2023-02-07
[patent_title] => Method for correcting 1 pulse per second signal and timing receiver
[patent_app_type] => utility
[patent_app_number] => 17/530475
[patent_app_country] => US
[patent_app_date] => 2021-11-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3450
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 216
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17530475
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/530475 | Method for correcting 1 pulse per second signal and timing receiver | Nov 18, 2021 | Issued |
Array
(
[id] => 19017365
[patent_doc_number] => 11924317
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2024-03-05
[patent_title] => Method and system for time-aligned media playback
[patent_app_type] => utility
[patent_app_number] => 17/530306
[patent_app_country] => US
[patent_app_date] => 2021-11-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 12
[patent_no_of_words] => 19395
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 140
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17530306
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/530306 | Method and system for time-aligned media playback | Nov 17, 2021 | Issued |
Array
(
[id] => 17464590
[patent_doc_number] => 20220077896
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-10
[patent_title] => APPARATUS AND METHOD FOR SELECTING CELL IN WIRELESS COMMUNICATION SYSTEM
[patent_app_type] => utility
[patent_app_number] => 17/528725
[patent_app_country] => US
[patent_app_date] => 2021-11-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 30454
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17528725
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/528725 | Apparatus and method for selecting cell in wireless communication system | Nov 16, 2021 | Issued |
Array
(
[id] => 18579723
[patent_doc_number] => 11736268
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-08-22
[patent_title] => Clock recovery
[patent_app_type] => utility
[patent_app_number] => 17/519219
[patent_app_country] => US
[patent_app_date] => 2021-11-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 13
[patent_no_of_words] => 9037
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17519219
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/519219 | Clock recovery | Nov 3, 2021 | Issued |
Array
(
[id] => 18579723
[patent_doc_number] => 11736268
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-08-22
[patent_title] => Clock recovery
[patent_app_type] => utility
[patent_app_number] => 17/519219
[patent_app_country] => US
[patent_app_date] => 2021-11-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 13
[patent_no_of_words] => 9037
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17519219
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/519219 | Clock recovery | Nov 3, 2021 | Issued |
Array
(
[id] => 18579723
[patent_doc_number] => 11736268
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-08-22
[patent_title] => Clock recovery
[patent_app_type] => utility
[patent_app_number] => 17/519219
[patent_app_country] => US
[patent_app_date] => 2021-11-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 13
[patent_no_of_words] => 9037
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17519219
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/519219 | Clock recovery | Nov 3, 2021 | Issued |
Array
(
[id] => 18579723
[patent_doc_number] => 11736268
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-08-22
[patent_title] => Clock recovery
[patent_app_type] => utility
[patent_app_number] => 17/519219
[patent_app_country] => US
[patent_app_date] => 2021-11-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 13
[patent_no_of_words] => 9037
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17519219
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/519219 | Clock recovery | Nov 3, 2021 | Issued |
Array
(
[id] => 18974788
[patent_doc_number] => 20240054880
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-15
[patent_title] => METHOD FOR MONITORING OBJECTS COMPRISING, RESPECTIVELY, TAGS THAT BACKSCATTER AMBIENT SIGNALS
[patent_app_type] => utility
[patent_app_number] => 18/257919
[patent_app_country] => US
[patent_app_date] => 2021-11-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6890
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18257919
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/257919 | Method for monitoring objects comprising, respectively, tags that backscatter ambient signals | Nov 2, 2021 | Issued |
Array
(
[id] => 18106220
[patent_doc_number] => 11546127
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-01-03
[patent_title] => Systems and methods for symbol-spaced pattern-adaptable dual loop clock recovery for high speed serial links
[patent_app_type] => utility
[patent_app_number] => 17/508898
[patent_app_country] => US
[patent_app_date] => 2021-10-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6650
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17508898
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/508898 | Systems and methods for symbol-spaced pattern-adaptable dual loop clock recovery for high speed serial links | Oct 21, 2021 | Issued |
Array
(
[id] => 18358452
[patent_doc_number] => 11646863
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-05-09
[patent_title] => Equalization adaptation schemes for high-speed links
[patent_app_type] => utility
[patent_app_number] => 17/499300
[patent_app_country] => US
[patent_app_date] => 2021-10-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 13
[patent_no_of_words] => 9569
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 167
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17499300
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/499300 | Equalization adaptation schemes for high-speed links | Oct 11, 2021 | Issued |