Pierre E Elisca
Examiner (ID: 9174, Phone: (571)272-6706 , Office: P/3716 )
Most Active Art Unit | 3715 |
Art Unit(s) | 3718, 2785, 3714, 3716, 2131, 3621, 2161, 3715 |
Total Applications | 2631 |
Issued Applications | 2140 |
Pending Applications | 221 |
Abandoned Applications | 269 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 5955775
[patent_doc_number] => 20110180841
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-07-28
[patent_title] => 'ALTERNATING CURRENT DRIVEN LIGHT EMITTING DIODE'
[patent_app_type] => utility
[patent_app_number] => 13/121374
[patent_app_country] => US
[patent_app_date] => 2008-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4506
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0180/20110180841.pdf
[firstpage_image] =>[orig_patent_app_number] => 13121374
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/121374 | ALTERNATING CURRENT DRIVEN LIGHT EMITTING DIODE | Sep 27, 2008 | Abandoned |
Array
(
[id] => 5542850
[patent_doc_number] => 20090152727
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-06-18
[patent_title] => 'BONDING PAD FOR ANTI-PEELING PROPERTY AND METHOD FOR FABRICATING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/164773
[patent_app_country] => US
[patent_app_date] => 2008-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 2879
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0152/20090152727.pdf
[firstpage_image] =>[orig_patent_app_number] => 12164773
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/164773 | Bonding pad for anti-peeling property and method for fabricating the same | Jun 29, 2008 | Issued |
Array
(
[id] => 4474720
[patent_doc_number] => 07867883
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-01-11
[patent_title] => 'Methods of fabricating non-volatile memory devices'
[patent_app_type] => utility
[patent_app_number] => 12/146653
[patent_app_country] => US
[patent_app_date] => 2008-06-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 48
[patent_figures_cnt] => 48
[patent_no_of_words] => 13953
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 169
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/867/07867883.pdf
[firstpage_image] =>[orig_patent_app_number] => 12146653
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/146653 | Methods of fabricating non-volatile memory devices | Jun 25, 2008 | Issued |
Array
(
[id] => 4849539
[patent_doc_number] => 20080315281
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-12-25
[patent_title] => 'Flash Memory Device and Method of Manufacturing the Same'
[patent_app_type] => utility
[patent_app_number] => 12/144423
[patent_app_country] => US
[patent_app_date] => 2008-06-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 5678
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0315/20080315281.pdf
[firstpage_image] =>[orig_patent_app_number] => 12144423
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/144423 | Flash Memory Device and Method of Manufacturing the Same | Jun 22, 2008 | Abandoned |
Array
(
[id] => 5985771
[patent_doc_number] => 20110097873
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-04-28
[patent_title] => 'METHOD FOR PRODUCING THIN FILM'
[patent_app_type] => utility
[patent_app_number] => 12/999452
[patent_app_country] => US
[patent_app_date] => 2008-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 5206
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0097/20110097873.pdf
[firstpage_image] =>[orig_patent_app_number] => 12999452
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/999452 | Producing a transferred layer by implanting ions through a sacrificial layer and an etching stop layer | Jun 19, 2008 | Issued |
Array
(
[id] => 5552363
[patent_doc_number] => 20090286349
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-11-19
[patent_title] => 'SOLAR CELL SPIN-ON BASED PROCESS FOR SIMULTANEOUS DIFFUSION AND PASSIVATION'
[patent_app_type] => utility
[patent_app_number] => 12/120083
[patent_app_country] => US
[patent_app_date] => 2008-05-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4160
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0286/20090286349.pdf
[firstpage_image] =>[orig_patent_app_number] => 12120083
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/120083 | SOLAR CELL SPIN-ON BASED PROCESS FOR SIMULTANEOUS DIFFUSION AND PASSIVATION | May 12, 2008 | Abandoned |
Array
(
[id] => 5435674
[patent_doc_number] => 20090170261
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-07-02
[patent_title] => 'METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE HAVING 4F2 TRANSISTOR'
[patent_app_type] => utility
[patent_app_number] => 12/117433
[patent_app_country] => US
[patent_app_date] => 2008-05-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 3517
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0170/20090170261.pdf
[firstpage_image] =>[orig_patent_app_number] => 12117433
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/117433 | Method for manufacturing semiconductor device having 4F2 transistor | May 7, 2008 | Issued |
Array
(
[id] => 5349489
[patent_doc_number] => 20090004850
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-01-01
[patent_title] => 'PROCESS FOR FORMING COBALT AND COBALT SILICIDE MATERIALS IN TUNGSTEN CONTACT APPLICATIONS'
[patent_app_type] => utility
[patent_app_number] => 12/111923
[patent_app_country] => US
[patent_app_date] => 2008-04-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 27
[patent_no_of_words] => 40171
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0004/20090004850.pdf
[firstpage_image] =>[orig_patent_app_number] => 12111923
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/111923 | PROCESS FOR FORMING COBALT AND COBALT SILICIDE MATERIALS IN TUNGSTEN CONTACT APPLICATIONS | Apr 28, 2008 | Abandoned |
Array
(
[id] => 4599302
[patent_doc_number] => 07977126
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-07-12
[patent_title] => 'Method of manufacturing organic light emitting device having photo diode'
[patent_app_type] => utility
[patent_app_number] => 12/098653
[patent_app_country] => US
[patent_app_date] => 2008-04-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 2949
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/977/07977126.pdf
[firstpage_image] =>[orig_patent_app_number] => 12098653
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/098653 | Method of manufacturing organic light emitting device having photo diode | Apr 6, 2008 | Issued |
Array
(
[id] => 7773928
[patent_doc_number] => 08119489
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-02-21
[patent_title] => 'Method of forming a shallow trench isolation structure having a polysilicon capping layer'
[patent_app_type] => utility
[patent_app_number] => 12/058183
[patent_app_country] => US
[patent_app_date] => 2008-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 2221
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 184
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/119/08119489.pdf
[firstpage_image] =>[orig_patent_app_number] => 12058183
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/058183 | Method of forming a shallow trench isolation structure having a polysilicon capping layer | Mar 27, 2008 | Issued |
Array
(
[id] => 4711169
[patent_doc_number] => 20080299695
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-12-04
[patent_title] => 'MICROCHANNELS FOR BioMEMS DEVICES'
[patent_app_type] => utility
[patent_app_number] => 12/045853
[patent_app_country] => US
[patent_app_date] => 2008-03-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 10025
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0299/20080299695.pdf
[firstpage_image] =>[orig_patent_app_number] => 12045853
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/045853 | Microchannels for BioMEMS devices | Mar 10, 2008 | Issued |
Array
(
[id] => 4455818
[patent_doc_number] => 07892939
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-02-22
[patent_title] => 'Threshold voltage consistency and effective width in same-substrate device groups'
[patent_app_type] => utility
[patent_app_number] => 12/043384
[patent_app_country] => US
[patent_app_date] => 2008-03-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 6
[patent_no_of_words] => 2126
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/892/07892939.pdf
[firstpage_image] =>[orig_patent_app_number] => 12043384
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/043384 | Threshold voltage consistency and effective width in same-substrate device groups | Mar 5, 2008 | Issued |
Array
(
[id] => 5433912
[patent_doc_number] => 20090168498
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-07-02
[patent_title] => 'Spacer patterned augmentation of tri-gate transistor gate length'
[patent_app_type] => utility
[patent_app_number] => 12/006063
[patent_app_country] => US
[patent_app_date] => 2007-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 1392
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0168/20090168498.pdf
[firstpage_image] =>[orig_patent_app_number] => 12006063
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/006063 | Spacer patterned augmentation of tri-gate transistor gate length | Dec 27, 2007 | Issued |
Array
(
[id] => 6295040
[patent_doc_number] => 20100240162
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-09-23
[patent_title] => 'MANUFACTURING METHOD OF LIGHT EMITTING DIODE INCLUDING CURRENT SPREADING LAYER'
[patent_app_type] => utility
[patent_app_number] => 12/446635
[patent_app_country] => US
[patent_app_date] => 2007-11-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 3207
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0240/20100240162.pdf
[firstpage_image] =>[orig_patent_app_number] => 12446635
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/446635 | Manufacturing method of light emitting diode including current spreading layer | Nov 25, 2007 | Issued |
Array
(
[id] => 4495587
[patent_doc_number] => 07947545
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-05-24
[patent_title] => 'Method for producing a transistor gate with sub-photolithographic dimensions'
[patent_app_type] => utility
[patent_app_number] => 11/930494
[patent_app_country] => US
[patent_app_date] => 2007-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2396
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/947/07947545.pdf
[firstpage_image] =>[orig_patent_app_number] => 11930494
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/930494 | Method for producing a transistor gate with sub-photolithographic dimensions | Oct 30, 2007 | Issued |
Array
(
[id] => 5330775
[patent_doc_number] => 20090111252
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-04-30
[patent_title] => 'METHOD FOR FORMING DEEP WELL REGION OF HIGH VOLTAGE DEVICE'
[patent_app_type] => utility
[patent_app_number] => 11/928133
[patent_app_country] => US
[patent_app_date] => 2007-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 5742
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0111/20090111252.pdf
[firstpage_image] =>[orig_patent_app_number] => 11928133
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/928133 | METHOD FOR FORMING DEEP WELL REGION OF HIGH VOLTAGE DEVICE | Oct 29, 2007 | Abandoned |
Array
(
[id] => 5585589
[patent_doc_number] => 20090104791
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-04-23
[patent_title] => 'Methods for Forming a Silicon Oxide Layer Over a Substrate'
[patent_app_type] => utility
[patent_app_number] => 11/876664
[patent_app_country] => US
[patent_app_date] => 2007-10-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6904
[patent_no_of_claims] => 39
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0104/20090104791.pdf
[firstpage_image] =>[orig_patent_app_number] => 11876664
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/876664 | Methods for forming a silicon oxide layer over a substrate | Oct 21, 2007 | Issued |
Array
(
[id] => 4915783
[patent_doc_number] => 20080096383
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-04-24
[patent_title] => 'METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE WITH MULTIPLE DIELECTRICS'
[patent_app_type] => utility
[patent_app_number] => 11/874443
[patent_app_country] => US
[patent_app_date] => 2007-10-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 23
[patent_no_of_words] => 10562
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0096/20080096383.pdf
[firstpage_image] =>[orig_patent_app_number] => 11874443
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/874443 | METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE WITH MULTIPLE DIELECTRICS | Oct 17, 2007 | Abandoned |
Array
(
[id] => 6489080
[patent_doc_number] => 20100285660
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-11-11
[patent_title] => 'COPPER DEPOSITION FOR FILLING FEATURES IN MANUFACTURE OF MICROELECTRONIC DEVICES'
[patent_app_type] => utility
[patent_app_number] => 12/446176
[patent_app_country] => US
[patent_app_date] => 2007-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 7414
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0285/20100285660.pdf
[firstpage_image] =>[orig_patent_app_number] => 12446176
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/446176 | Copper deposition for filling features in manufacture of microelectronic devices | Oct 16, 2007 | Issued |
Array
(
[id] => 132629
[patent_doc_number] => 07696064
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-04-13
[patent_title] => 'Methods for forming a through via'
[patent_app_type] => utility
[patent_app_number] => 11/870624
[patent_app_country] => US
[patent_app_date] => 2007-10-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 5176
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 235
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/696/07696064.pdf
[firstpage_image] =>[orig_patent_app_number] => 11870624
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/870624 | Methods for forming a through via | Oct 10, 2007 | Issued |