Pierre E Elisca
Examiner (ID: 9174, Phone: (571)272-6706 , Office: P/3716 )
Most Active Art Unit | 3715 |
Art Unit(s) | 3718, 2785, 3714, 3716, 2131, 3621, 2161, 3715 |
Total Applications | 2631 |
Issued Applications | 2140 |
Pending Applications | 221 |
Abandoned Applications | 269 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 5120039
[patent_doc_number] => 20070141753
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-06-21
[patent_title] => 'Group III nitride based compound semiconductor device and producing method for the same'
[patent_app_type] => utility
[patent_app_number] => 11/633623
[patent_app_country] => US
[patent_app_date] => 2006-12-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4844
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0141/20070141753.pdf
[firstpage_image] =>[orig_patent_app_number] => 11633623
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/633623 | Group III nitride based compound semiconductor device and producing method for the same | Dec 4, 2006 | Abandoned |
Array
(
[id] => 92065
[patent_doc_number] => 07732350
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-06-08
[patent_title] => 'Chemical vapor deposition of TiN films in a batch reactor'
[patent_app_type] => utility
[patent_app_number] => 11/634043
[patent_app_country] => US
[patent_app_date] => 2006-12-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4952
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 210
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/732/07732350.pdf
[firstpage_image] =>[orig_patent_app_number] => 11634043
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/634043 | Chemical vapor deposition of TiN films in a batch reactor | Dec 3, 2006 | Issued |
Array
(
[id] => 277641
[patent_doc_number] => 07556712
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-07-07
[patent_title] => 'Laser cleaning of backside of wafer for photolithographic processing'
[patent_app_type] => utility
[patent_app_number] => 11/566624
[patent_app_country] => US
[patent_app_date] => 2006-12-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 4061
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 198
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/556/07556712.pdf
[firstpage_image] =>[orig_patent_app_number] => 11566624
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/566624 | Laser cleaning of backside of wafer for photolithographic processing | Dec 3, 2006 | Issued |
Array
(
[id] => 259939
[patent_doc_number] => 07572662
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-08-11
[patent_title] => 'Method of fabricating phase change RAM including a fullerene layer'
[patent_app_type] => utility
[patent_app_number] => 11/604824
[patent_app_country] => US
[patent_app_date] => 2006-11-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 12
[patent_no_of_words] => 5014
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/572/07572662.pdf
[firstpage_image] =>[orig_patent_app_number] => 11604824
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/604824 | Method of fabricating phase change RAM including a fullerene layer | Nov 27, 2006 | Issued |
Array
(
[id] => 5236677
[patent_doc_number] => 20070128834
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-06-07
[patent_title] => 'Wafer dividing method'
[patent_app_type] => utility
[patent_app_number] => 11/604763
[patent_app_country] => US
[patent_app_date] => 2006-11-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 5768
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0128/20070128834.pdf
[firstpage_image] =>[orig_patent_app_number] => 11604763
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/604763 | Wafer dividing method | Nov 27, 2006 | Abandoned |
Array
(
[id] => 5079728
[patent_doc_number] => 20070122952
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-05-31
[patent_title] => 'SEMICONDUCTOR DEVICE WITH A DUMMY GATE AND A METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE WITH A DUMMY GATE'
[patent_app_type] => utility
[patent_app_number] => 11/563394
[patent_app_country] => US
[patent_app_date] => 2006-11-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 1686
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0122/20070122952.pdf
[firstpage_image] =>[orig_patent_app_number] => 11563394
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/563394 | Semiconductor device with a dummy gate and a method of manufacturing a semiconductor device with a dummy gate | Nov 26, 2006 | Issued |
Array
(
[id] => 4711189
[patent_doc_number] => 20080299715
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-12-04
[patent_title] => 'Method of Fabricating Self Aligned Schotky Junctions For Semiconductors Devices'
[patent_app_type] => utility
[patent_app_number] => 12/095144
[patent_app_country] => US
[patent_app_date] => 2006-11-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2949
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0299/20080299715.pdf
[firstpage_image] =>[orig_patent_app_number] => 12095144
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/095144 | Method of fabricating self aligned Schottky junctions for semiconductor devices | Nov 26, 2006 | Issued |
Array
(
[id] => 5236717
[patent_doc_number] => 20070128874
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-06-07
[patent_title] => 'CHEMICAL MECHANICAL POLISHING METHOD AND METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 11/563414
[patent_app_country] => US
[patent_app_date] => 2006-11-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 13478
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0128/20070128874.pdf
[firstpage_image] =>[orig_patent_app_number] => 11563414
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/563414 | CHEMICAL MECHANICAL POLISHING METHOD AND METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE | Nov 26, 2006 | Abandoned |
Array
(
[id] => 4899391
[patent_doc_number] => 20080119005
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-05-22
[patent_title] => 'METHOD FOR PATTERNING MO LAYER IN A PHOTOVOLTAIC DEVICE COMPRISING CIGS MATERIAL USING AN ETCH PROCESS'
[patent_app_type] => utility
[patent_app_number] => 11/562573
[patent_app_country] => US
[patent_app_date] => 2006-11-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3862
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0119/20080119005.pdf
[firstpage_image] =>[orig_patent_app_number] => 11562573
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/562573 | Method for patterning Mo layer in a photovoltaic device comprising CIGS material using an etch process | Nov 21, 2006 | Issued |
Array
(
[id] => 872125
[patent_doc_number] => 07361574
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2008-04-22
[patent_title] => 'Single-crystal silicon-on-glass from film transfer'
[patent_app_type] => utility
[patent_app_number] => 11/601173
[patent_app_country] => US
[patent_app_date] => 2006-11-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 13
[patent_no_of_words] => 2952
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/361/07361574.pdf
[firstpage_image] =>[orig_patent_app_number] => 11601173
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/601173 | Single-crystal silicon-on-glass from film transfer | Nov 16, 2006 | Issued |
Array
(
[id] => 806618
[patent_doc_number] => 07419850
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-09-02
[patent_title] => 'Method to manufacture a coreless packaging substrate'
[patent_app_type] => utility
[patent_app_number] => 11/599983
[patent_app_country] => US
[patent_app_date] => 2006-11-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 24
[patent_no_of_words] => 2572
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 301
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/419/07419850.pdf
[firstpage_image] =>[orig_patent_app_number] => 11599983
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/599983 | Method to manufacture a coreless packaging substrate | Nov 15, 2006 | Issued |
Array
(
[id] => 7689438
[patent_doc_number] => 20070105260
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-05-10
[patent_title] => 'Nitride-based semiconductor device and production method thereof'
[patent_app_type] => utility
[patent_app_number] => 11/595064
[patent_app_country] => US
[patent_app_date] => 2006-11-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4710
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0105/20070105260.pdf
[firstpage_image] =>[orig_patent_app_number] => 11595064
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/595064 | Nitride-based semiconductor device and production method thereof | Nov 7, 2006 | Abandoned |
Array
(
[id] => 4825931
[patent_doc_number] => 20080124874
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-05-29
[patent_title] => 'Methods of Forming Field Effect Transistors Having Silicon-Germanium Source and Drain Regions'
[patent_app_type] => utility
[patent_app_number] => 11/556394
[patent_app_country] => US
[patent_app_date] => 2006-11-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 1664
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0124/20080124874.pdf
[firstpage_image] =>[orig_patent_app_number] => 11556394
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/556394 | Methods of Forming Field Effect Transistors Having Silicon-Germanium Source and Drain Regions | Nov 2, 2006 | Abandoned |
Array
(
[id] => 7691982
[patent_doc_number] => 20070232051
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-10-04
[patent_title] => 'Method for forming metal bumps'
[patent_app_type] => utility
[patent_app_number] => 11/589714
[patent_app_country] => US
[patent_app_date] => 2006-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2180
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0232/20070232051.pdf
[firstpage_image] =>[orig_patent_app_number] => 11589714
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/589714 | Method for forming metal bumps | Oct 30, 2006 | Abandoned |
Array
(
[id] => 33127
[patent_doc_number] => 07785915
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-08-31
[patent_title] => 'Wafer level method of locating focal plane of imager devices'
[patent_app_type] => utility
[patent_app_number] => 11/554243
[patent_app_country] => US
[patent_app_date] => 2006-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 19
[patent_no_of_words] => 4172
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 298
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/785/07785915.pdf
[firstpage_image] =>[orig_patent_app_number] => 11554243
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/554243 | Wafer level method of locating focal plane of imager devices | Oct 29, 2006 | Issued |
Array
(
[id] => 4655025
[patent_doc_number] => 20080023885
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-01-31
[patent_title] => 'METHOD FOR FORMING A NANO-IMPRINT LITHOGRAPHY TEMPLATE HAVING VERY HIGH FEATURE COUNTS'
[patent_app_type] => utility
[patent_app_number] => 11/553443
[patent_app_country] => US
[patent_app_date] => 2006-10-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6156
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0023/20080023885.pdf
[firstpage_image] =>[orig_patent_app_number] => 11553443
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/553443 | METHOD FOR FORMING A NANO-IMPRINT LITHOGRAPHY TEMPLATE HAVING VERY HIGH FEATURE COUNTS | Oct 25, 2006 | Abandoned |
Array
(
[id] => 102394
[patent_doc_number] => 07723158
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-05-25
[patent_title] => 'Method for producing and cleaning surface-mountable bases with external contacts'
[patent_app_type] => utility
[patent_app_number] => 11/552754
[patent_app_country] => US
[patent_app_date] => 2006-10-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 3232
[patent_no_of_claims] => 37
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 175
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/723/07723158.pdf
[firstpage_image] =>[orig_patent_app_number] => 11552754
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/552754 | Method for producing and cleaning surface-mountable bases with external contacts | Oct 24, 2006 | Issued |
Array
(
[id] => 64847
[patent_doc_number] => 07759676
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-07-20
[patent_title] => 'Thin film transistor array panel having groups of proximately located thin film transistors and manufacturing method thereof'
[patent_app_type] => utility
[patent_app_number] => 11/551764
[patent_app_country] => US
[patent_app_date] => 2006-10-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 7013
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 188
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/759/07759676.pdf
[firstpage_image] =>[orig_patent_app_number] => 11551764
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/551764 | Thin film transistor array panel having groups of proximately located thin film transistors and manufacturing method thereof | Oct 22, 2006 | Issued |
Array
(
[id] => 4965404
[patent_doc_number] => 20080108224
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-05-08
[patent_title] => 'Patterning methods'
[patent_app_type] => utility
[patent_app_number] => 11/546663
[patent_app_country] => US
[patent_app_date] => 2006-10-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 1851
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0108/20080108224.pdf
[firstpage_image] =>[orig_patent_app_number] => 11546663
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/546663 | Patterning methods | Oct 11, 2006 | Abandoned |
Array
(
[id] => 74038
[patent_doc_number] => 07749825
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-07-06
[patent_title] => 'Forming a thin transistor with a redundant source of drain electrode'
[patent_app_type] => utility
[patent_app_number] => 11/545223
[patent_app_country] => US
[patent_app_date] => 2006-10-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 59
[patent_no_of_words] => 15706
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/749/07749825.pdf
[firstpage_image] =>[orig_patent_app_number] => 11545223
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/545223 | Forming a thin transistor with a redundant source of drain electrode | Oct 9, 2006 | Issued |