Pierre E Elisca
Examiner (ID: 9174, Phone: (571)272-6706 , Office: P/3716 )
Most Active Art Unit | 3715 |
Art Unit(s) | 3718, 2785, 3714, 3716, 2131, 3621, 2161, 3715 |
Total Applications | 2631 |
Issued Applications | 2140 |
Pending Applications | 221 |
Abandoned Applications | 269 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 13099039
[patent_doc_number] => 10068865
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-09-04
[patent_title] => Combing bump structure and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 15/592181
[patent_app_country] => US
[patent_app_date] => 2017-05-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 12
[patent_no_of_words] => 2712
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 240
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15592181
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/592181 | Combing bump structure and manufacturing method thereof | May 9, 2017 | Issued |
Array
(
[id] => 13528365
[patent_doc_number] => 20180315725
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-01
[patent_title] => PACKAGE STRUCTURE HAVING BUMP WITH PROTECTIVE ANTI-OXIDATION COATING
[patent_app_type] => utility
[patent_app_number] => 15/497227
[patent_app_country] => US
[patent_app_date] => 2017-04-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 1884
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15497227
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/497227 | PACKAGE STRUCTURE HAVING BUMP WITH PROTECTIVE ANTI-OXIDATION COATING | Apr 25, 2017 | Abandoned |
Array
(
[id] => 15597599
[patent_doc_number] => 20200075334
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-03-05
[patent_title] => COLORED SELF-ALIGNED SUBTRACTIVE PATTERNING BY ASYMMETRIC SPACER FORMATION
[patent_app_type] => utility
[patent_app_number] => 16/489335
[patent_app_country] => US
[patent_app_date] => 2017-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9685
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16489335
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/489335 | COLORED SELF-ALIGNED SUBTRACTIVE PATTERNING BY ASYMMETRIC SPACER FORMATION | Mar 30, 2017 | Abandoned |
Array
(
[id] => 15564219
[patent_doc_number] => 20200066521
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-27
[patent_title] => COLORED SELF-ALIGNED SUBTRACTIVE PATTERNING
[patent_app_type] => utility
[patent_app_number] => 16/489331
[patent_app_country] => US
[patent_app_date] => 2017-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13651
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16489331
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/489331 | COLORED SELF-ALIGNED SUBTRACTIVE PATTERNING | Mar 30, 2017 | Pending |
Array
(
[id] => 15093075
[patent_doc_number] => 20190341349
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-11-07
[patent_title] => SIDE MOUNTED INTERCONNECT BRIDGES
[patent_app_type] => utility
[patent_app_number] => 16/474005
[patent_app_country] => US
[patent_app_date] => 2017-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7206
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16474005
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/474005 | Side mounted interconnect bridges | Mar 28, 2017 | Issued |
Array
(
[id] => 11732857
[patent_doc_number] => 20170194301
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-07-06
[patent_title] => 'Power Device Cassette With Auxiliary Emitter Contact'
[patent_app_type] => utility
[patent_app_number] => 15/465561
[patent_app_country] => US
[patent_app_date] => 2017-03-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 9139
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15465561
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/465561 | Power device cassette with auxiliary emitter contact | Mar 20, 2017 | Issued |
Array
(
[id] => 16951724
[patent_doc_number] => 20210210416
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-07-08
[patent_title] => METHOD FOR PRODUCING A SUBSTRATE PLATE, SUBSTRATE PLATE, METHOD FOR PRODUCING A SEMICONDUCTOR MODULE AND SEMICONDUCTOR MODULE
[patent_app_type] => utility
[patent_app_number] => 15/999689
[patent_app_country] => US
[patent_app_date] => 2017-02-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5966
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15999689
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/999689 | METHOD FOR PRODUCING A SUBSTRATE PLATE, SUBSTRATE PLATE, METHOD FOR PRODUCING A SEMICONDUCTOR MODULE AND SEMICONDUCTOR MODULE | Feb 8, 2017 | Abandoned |
Array
(
[id] => 13769497
[patent_doc_number] => 10177098
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-01-08
[patent_title] => Method for fabricating an electronic device and a stacked electronic device
[patent_app_type] => utility
[patent_app_number] => 15/410230
[patent_app_country] => US
[patent_app_date] => 2017-01-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 11
[patent_no_of_words] => 3206
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 161
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15410230
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/410230 | Method for fabricating an electronic device and a stacked electronic device | Jan 18, 2017 | Issued |
Array
(
[id] => 16464290
[patent_doc_number] => 10847653
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-11-24
[patent_title] => Semiconductor device having metallic source and drain regions
[patent_app_type] => utility
[patent_app_number] => 15/408294
[patent_app_country] => US
[patent_app_date] => 2017-01-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 13
[patent_no_of_words] => 7487
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 276
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15408294
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/408294 | Semiconductor device having metallic source and drain regions | Jan 16, 2017 | Issued |
Array
(
[id] => 17332379
[patent_doc_number] => 11222847
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-01-11
[patent_title] => Enabling long interconnect bridges
[patent_app_type] => utility
[patent_app_number] => 16/469084
[patent_app_country] => US
[patent_app_date] => 2016-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4820
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16469084
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/469084 | Enabling long interconnect bridges | Dec 27, 2016 | Issued |
Array
(
[id] => 11557860
[patent_doc_number] => 20170104106
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-04-13
[patent_title] => 'DECOUPLING FINFET CAPACITORS'
[patent_app_type] => utility
[patent_app_number] => 15/389173
[patent_app_country] => US
[patent_app_date] => 2016-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5116
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15389173
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/389173 | Decoupling finFET capacitors | Dec 21, 2016 | Issued |
Array
(
[id] => 11630809
[patent_doc_number] => 20170140998
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-05-18
[patent_title] => 'SEMICONDUCTOR DEVICE INCLUDING SHALLOW TRENCH ISOLATION STRUCTURES'
[patent_app_type] => utility
[patent_app_number] => 15/384109
[patent_app_country] => US
[patent_app_date] => 2016-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 7042
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15384109
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/384109 | SEMICONDUCTOR DEVICE INCLUDING SHALLOW TRENCH ISOLATION STRUCTURES | Dec 18, 2016 | Abandoned |
Array
(
[id] => 16356646
[patent_doc_number] => 10797164
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-10-06
[patent_title] => FinFETs having epitaxial capping layer on fin and methods for forming the same
[patent_app_type] => utility
[patent_app_number] => 15/367871
[patent_app_country] => US
[patent_app_date] => 2016-12-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 4415
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15367871
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/367871 | FinFETs having epitaxial capping layer on fin and methods for forming the same | Dec 1, 2016 | Issued |
Array
(
[id] => 17700403
[patent_doc_number] => 11374138
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-06-28
[patent_title] => Imaging element, solid state imaging device, and electronic device having an amorphous oxide electrode comprising tungsten
[patent_app_type] => utility
[patent_app_number] => 16/061456
[patent_app_country] => US
[patent_app_date] => 2016-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 13
[patent_no_of_words] => 12799
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16061456
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/061456 | Imaging element, solid state imaging device, and electronic device having an amorphous oxide electrode comprising tungsten | Nov 29, 2016 | Issued |
Array
(
[id] => 15200591
[patent_doc_number] => 10497799
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-12-03
[patent_title] => Dummy dielectric fins for finFETs with silicon and silicon germanium channels
[patent_app_type] => utility
[patent_app_number] => 15/353314
[patent_app_country] => US
[patent_app_date] => 2016-11-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 15
[patent_no_of_words] => 5177
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15353314
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/353314 | Dummy dielectric fins for finFETs with silicon and silicon germanium channels | Nov 15, 2016 | Issued |
Array
(
[id] => 11475903
[patent_doc_number] => 20170062686
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-03-02
[patent_title] => 'METHOD OF MAKING LAYERED STRUCTURE WITH METAL LAYERS'
[patent_app_type] => utility
[patent_app_number] => 15/350979
[patent_app_country] => US
[patent_app_date] => 2016-11-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 29
[patent_figures_cnt] => 29
[patent_no_of_words] => 28915
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15350979
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/350979 | Method of making layered structure with metal layers using resist patterns and electrolytic plating | Nov 13, 2016 | Issued |
Array
(
[id] => 11439360
[patent_doc_number] => 20170040382
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-02-09
[patent_title] => 'SEMICONDUCTOR APPARATUS WITH VARIABLE RESISTOR HAVING TAPERED DOUBLE-LAYERED SIDEWALL SPACERS'
[patent_app_type] => utility
[patent_app_number] => 15/298050
[patent_app_country] => US
[patent_app_date] => 2016-10-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2955
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15298050
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/298050 | SEMICONDUCTOR APPARATUS WITH VARIABLE RESISTOR HAVING TAPERED DOUBLE-LAYERED SIDEWALL SPACERS | Oct 18, 2016 | Abandoned |
Array
(
[id] => 11883723
[patent_doc_number] => 09754905
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-09-05
[patent_title] => 'Final passivation for wafer level warpage and ULK stress reduction'
[patent_app_type] => utility
[patent_app_number] => 15/292433
[patent_app_country] => US
[patent_app_date] => 2016-10-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 6285
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 208
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15292433
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/292433 | Final passivation for wafer level warpage and ULK stress reduction | Oct 12, 2016 | Issued |
Array
(
[id] => 16820171
[patent_doc_number] => 11005012
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-05-11
[patent_title] => Wavelength converted light emitting device with textured substrate
[patent_app_type] => utility
[patent_app_number] => 15/769134
[patent_app_country] => US
[patent_app_date] => 2016-10-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 8
[patent_no_of_words] => 4300
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 213
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15769134
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/769134 | Wavelength converted light emitting device with textured substrate | Oct 9, 2016 | Issued |
Array
(
[id] => 13071181
[patent_doc_number] => 10056376
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-08-21
[patent_title] => Ferroelectric FinFET
[patent_app_type] => utility
[patent_app_number] => 15/238023
[patent_app_country] => US
[patent_app_date] => 2016-08-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 6197
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15238023
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/238023 | Ferroelectric FinFET | Aug 15, 2016 | Issued |