
Preeti Kumar
Examiner (ID: 5654, Phone: (571)272-1320 , Office: P/1764 )
| Most Active Art Unit | 1764 |
| Art Unit(s) | 1751, 1796, 1764, 1761 |
| Total Applications | 720 |
| Issued Applications | 185 |
| Pending Applications | 132 |
| Abandoned Applications | 418 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19958452
[patent_doc_number] => 12328883
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-06-10
[patent_title] => Polycrystalline semiconductor resistor
[patent_app_type] => utility
[patent_app_number] => 17/805696
[patent_app_country] => US
[patent_app_date] => 2022-06-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 0
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17805696
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/805696 | Polycrystalline semiconductor resistor | Jun 6, 2022 | Issued |
Array
(
[id] => 18680201
[patent_doc_number] => 20230317859
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-10-05
[patent_title] => TRANSISTOR GATE STRUCTURES AND METHODS OF FORMING THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/833348
[patent_app_country] => US
[patent_app_date] => 2022-06-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13729
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17833348
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/833348 | Transistor gate structures and methods of forming thereof | Jun 5, 2022 | Issued |
Array
(
[id] => 19982098
[patent_doc_number] => 12349601
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-07-01
[patent_title] => Semiconductor structure and method for manufacturing same, and semiconductor memory
[patent_app_type] => utility
[patent_app_number] => 17/832883
[patent_app_country] => US
[patent_app_date] => 2022-06-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 18
[patent_no_of_words] => 2246
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 266
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17832883
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/832883 | Semiconductor structure and method for manufacturing same, and semiconductor memory | Jun 5, 2022 | Issued |
Array
(
[id] => 19842793
[patent_doc_number] => 12255194
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-03-18
[patent_title] => Display device
[patent_app_type] => utility
[patent_app_number] => 17/832066
[patent_app_country] => US
[patent_app_date] => 2022-06-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 21234
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 199
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17832066
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/832066 | Display device | Jun 2, 2022 | Issued |
Array
(
[id] => 18097668
[patent_doc_number] => 20220416009
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-12-29
[patent_title] => Semiconductor devices having a resistor structure with more refined coupling effect for improved linearity of resistance
[patent_app_type] => utility
[patent_app_number] => 17/830348
[patent_app_country] => US
[patent_app_date] => 2022-06-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4336
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17830348
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/830348 | Semiconductor devices having a resistor structure with more refined coupling effect for improved linearity of resistance | Jun 1, 2022 | Issued |
Array
(
[id] => 18821336
[patent_doc_number] => 20230395677
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-12-07
[patent_title] => SEMICONDUCTOR DEVICES AND METHODS OF FABRICATION THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/831054
[patent_app_country] => US
[patent_app_date] => 2022-06-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9229
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 41
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17831054
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/831054 | Semiconductor devices and methods of fabrication thereof | Jun 1, 2022 | Issued |
Array
(
[id] => 19907793
[patent_doc_number] => 12284823
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2025-04-22
[patent_title] => Buried field shield in III-V compound semiconductor trench MOSFETs via etch and regrowth
[patent_app_type] => utility
[patent_app_number] => 17/830624
[patent_app_country] => US
[patent_app_date] => 2022-06-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 13
[patent_no_of_words] => 0
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 221
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17830624
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/830624 | Buried field shield in III-V compound semiconductor trench MOSFETs via etch and regrowth | Jun 1, 2022 | Issued |
Array
(
[id] => 19671001
[patent_doc_number] => 12183772
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-12-31
[patent_title] => Light emitting device
[patent_app_type] => utility
[patent_app_number] => 17/828490
[patent_app_country] => US
[patent_app_date] => 2022-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 25
[patent_no_of_words] => 10327
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17828490
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/828490 | Light emitting device | May 30, 2022 | Issued |
Array
(
[id] => 17855481
[patent_doc_number] => 20220285524
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-08
[patent_title] => SCHOTTKY BARRIER DIODE WITH REDUCED LEAKAGE CURRENT AND METHOD OF FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/826255
[patent_app_country] => US
[patent_app_date] => 2022-05-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10390
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 57
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17826255
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/826255 | Schottky barrier diode with reduced leakage current and method of forming the same | May 26, 2022 | Issued |
Array
(
[id] => 18789554
[patent_doc_number] => 20230378244
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-23
[patent_title] => SEMICONDUCTOR DEVICE HAVING A RESISTOR
[patent_app_type] => utility
[patent_app_number] => 17/750185
[patent_app_country] => US
[patent_app_date] => 2022-05-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8014
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17750185
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/750185 | Semiconductor device having a resistor | May 19, 2022 | Issued |
Array
(
[id] => 17833629
[patent_doc_number] => 20220270933
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-08-25
[patent_title] => Superjunction Transistor Device
[patent_app_type] => utility
[patent_app_number] => 17/743769
[patent_app_country] => US
[patent_app_date] => 2022-05-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11558
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17743769
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/743769 | Superjunction Transistor Device | May 12, 2022 | Abandoned |
Array
(
[id] => 19414912
[patent_doc_number] => 12080751
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-09-03
[patent_title] => Semiconductor device structure and methods of forming the same
[patent_app_type] => utility
[patent_app_number] => 17/742452
[patent_app_country] => US
[patent_app_date] => 2022-05-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 27
[patent_no_of_words] => 7680
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17742452
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/742452 | Semiconductor device structure and methods of forming the same | May 11, 2022 | Issued |
Array
(
[id] => 19672807
[patent_doc_number] => 12185604
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-12-31
[patent_title] => Display apparatus
[patent_app_type] => utility
[patent_app_number] => 17/743424
[patent_app_country] => US
[patent_app_date] => 2022-05-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 13864
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17743424
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/743424 | Display apparatus | May 11, 2022 | Issued |
Array
(
[id] => 18757558
[patent_doc_number] => 20230361021
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-09
[patent_title] => SEMICONDUCTOR INTERCONNECTION STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 17/662079
[patent_app_country] => US
[patent_app_date] => 2022-05-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3889
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17662079
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/662079 | Method for forming semiconductor interconnection structure against stress migration | May 4, 2022 | Issued |
Array
(
[id] => 18208470
[patent_doc_number] => 20230054728
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-02-23
[patent_title] => IMAGE SENSOR
[patent_app_type] => utility
[patent_app_number] => 17/737226
[patent_app_country] => US
[patent_app_date] => 2022-05-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12302
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17737226
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/737226 | Image sensor | May 4, 2022 | Issued |
Array
(
[id] => 19928264
[patent_doc_number] => 12302575
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-05-13
[patent_title] => Memory device
[patent_app_type] => utility
[patent_app_number] => 17/725993
[patent_app_country] => US
[patent_app_date] => 2022-04-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 17
[patent_no_of_words] => 5014
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17725993
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/725993 | Memory device | Apr 20, 2022 | Issued |
Array
(
[id] => 17780367
[patent_doc_number] => 20220246717
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-08-04
[patent_title] => HIGH ASPECT RATIO NON-PLANAR CAPACITORS FORMED VIA CAVITY FILL
[patent_app_type] => utility
[patent_app_number] => 17/724152
[patent_app_country] => US
[patent_app_date] => 2022-04-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14830
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17724152
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/724152 | High aspect ratio non-planar capacitors formed via cavity fill | Apr 18, 2022 | Issued |
Array
(
[id] => 17762652
[patent_doc_number] => 20220236264
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-07-28
[patent_title] => FIELD EFFECT TRANSISTOR, DEVICE INCLUDING THE TRANSISTOR, AND METHODS OF FORMING AND USING SAME
[patent_app_type] => utility
[patent_app_number] => 17/722010
[patent_app_country] => US
[patent_app_date] => 2022-04-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8911
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17722010
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/722010 | Field effect transistor, device including the transistor, and methods of forming and using same | Apr 14, 2022 | Issued |
Array
(
[id] => 18473003
[patent_doc_number] => 20230207291
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-06-29
[patent_title] => DUAL PRESSURE OXIDATION METHOD FOR FORMING AN OXIDE LAYER IN A FEATURE
[patent_app_type] => utility
[patent_app_number] => 17/716419
[patent_app_country] => US
[patent_app_date] => 2022-04-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8195
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17716419
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/716419 | Dual pressure oxidation method for forming an oxide layer in a feature | Apr 7, 2022 | Issued |
Array
(
[id] => 19958473
[patent_doc_number] => 12328904
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-06-10
[patent_title] => Semiconductor structure and forming method thereof
[patent_app_type] => utility
[patent_app_number] => 17/712498
[patent_app_country] => US
[patent_app_date] => 2022-04-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 19
[patent_no_of_words] => 7786
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 231
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17712498
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/712498 | Semiconductor structure and forming method thereof | Apr 3, 2022 | Issued |