| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 2791382
[patent_doc_number] => 05164809
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-11-17
[patent_title] => 'Amorphous silicon radiation detectors'
[patent_app_type] => 1
[patent_app_number] => 7/342233
[patent_app_country] => US
[patent_app_date] => 1989-04-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 13
[patent_no_of_words] => 4365
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 179
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/164/05164809.pdf
[firstpage_image] =>[orig_patent_app_number] => 342233
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/342233 | Amorphous silicon radiation detectors | Apr 20, 1989 | Issued |
| 07/337210 | IMAGE SENSOR | Apr 11, 1989 | Abandoned |
Array
(
[id] => 2649809
[patent_doc_number] => 04939562
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-07-03
[patent_title] => 'Heterojunction bipolar transistors and method of manufacture'
[patent_app_type] => 1
[patent_app_number] => 7/334350
[patent_app_country] => US
[patent_app_date] => 1989-04-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 13
[patent_no_of_words] => 5370
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 160
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/939/04939562.pdf
[firstpage_image] =>[orig_patent_app_number] => 334350
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/334350 | Heterojunction bipolar transistors and method of manufacture | Apr 6, 1989 | Issued |
Array
(
[id] => 2631697
[patent_doc_number] => 04920391
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-04-24
[patent_title] => 'Semiconductor memory device'
[patent_app_type] => 1
[patent_app_number] => 7/332584
[patent_app_country] => US
[patent_app_date] => 1989-04-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 18
[patent_no_of_words] => 3299
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 256
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/920/04920391.pdf
[firstpage_image] =>[orig_patent_app_number] => 332584
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/332584 | Semiconductor memory device | Apr 2, 1989 | Issued |
Array
(
[id] => 2700395
[patent_doc_number] => 05019878
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-05-28
[patent_title] => 'Programmable interconnect or cell using silicided MOS transistors'
[patent_app_type] => 1
[patent_app_number] => 7/332652
[patent_app_country] => US
[patent_app_date] => 1989-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 2780
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/019/05019878.pdf
[firstpage_image] =>[orig_patent_app_number] => 332652
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/332652 | Programmable interconnect or cell using silicided MOS transistors | Mar 30, 1989 | Issued |
| 07/327285 | IMAGE PROJECTION ARRANGEMENT | Mar 21, 1989 | Abandoned |
Array
(
[id] => 2586316
[patent_doc_number] => 04974036
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-11-27
[patent_title] => 'Semiconductor superlattice heterostructures on nonplanar substrates'
[patent_app_type] => 1
[patent_app_number] => 7/323402
[patent_app_country] => US
[patent_app_date] => 1989-03-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 13
[patent_no_of_words] => 5833
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 53
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/974/04974036.pdf
[firstpage_image] =>[orig_patent_app_number] => 323402
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/323402 | Semiconductor superlattice heterostructures on nonplanar substrates | Mar 13, 1989 | Issued |
Array
(
[id] => 2763496
[patent_doc_number] => 05043775
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-08-27
[patent_title] => 'Semiconductor laser assembly'
[patent_app_type] => 1
[patent_app_number] => 7/313691
[patent_app_country] => US
[patent_app_date] => 1989-02-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 16
[patent_no_of_words] => 3894
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 174
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/043/05043775.pdf
[firstpage_image] =>[orig_patent_app_number] => 313691
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/313691 | Semiconductor laser assembly | Feb 20, 1989 | Issued |
| 07/310114 | MOS TYPE FIELD EFFECT TRANSISTOR AND MANUFACTURING METHOD THEREFOR | Feb 13, 1989 | Abandoned |
Array
(
[id] => 2594877
[patent_doc_number] => 04963947
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-10-16
[patent_title] => 'Semiconductor array'
[patent_app_type] => 1
[patent_app_number] => 7/307255
[patent_app_country] => US
[patent_app_date] => 1989-02-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 7
[patent_no_of_words] => 1743
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/963/04963947.pdf
[firstpage_image] =>[orig_patent_app_number] => 307255
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/307255 | Semiconductor array | Feb 6, 1989 | Issued |
| 07/297469 | SEMICONDUCTOR DEVICE HAVING TRENCH ISOLATION | Jan 16, 1989 | Abandoned |
Array
(
[id] => 2695210
[patent_doc_number] => 05049961
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-09-17
[patent_title] => 'Monolithic temperature sensing device'
[patent_app_type] => 1
[patent_app_number] => 7/295956
[patent_app_country] => US
[patent_app_date] => 1989-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 15
[patent_no_of_words] => 3780
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/049/05049961.pdf
[firstpage_image] =>[orig_patent_app_number] => 295956
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/295956 | Monolithic temperature sensing device | Jan 9, 1989 | Issued |
Array
(
[id] => 2674798
[patent_doc_number] => 04935791
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-06-19
[patent_title] => 'Nonvolatile semiconductor memory device of shared contact scheme not having inclined wiring'
[patent_app_type] => 1
[patent_app_number] => 7/295260
[patent_app_country] => US
[patent_app_date] => 1989-01-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 11
[patent_no_of_words] => 3308
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 350
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/935/04935791.pdf
[firstpage_image] =>[orig_patent_app_number] => 295260
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/295260 | Nonvolatile semiconductor memory device of shared contact scheme not having inclined wiring | Jan 8, 1989 | Issued |
Array
(
[id] => 2845179
[patent_doc_number] => 05160990
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-11-03
[patent_title] => 'MIS-FET with small chip area and high strength against static electricity'
[patent_app_type] => 1
[patent_app_number] => 7/286817
[patent_app_country] => US
[patent_app_date] => 1988-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 7
[patent_no_of_words] => 1836
[patent_no_of_claims] => 34
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 27
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/160/05160990.pdf
[firstpage_image] =>[orig_patent_app_number] => 286817
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/286817 | MIS-FET with small chip area and high strength against static electricity | Dec 19, 1988 | Issued |
Array
(
[id] => 2689342
[patent_doc_number] => 05045904
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-09-03
[patent_title] => 'Semiconductor device including an improved trench arrangement'
[patent_app_type] => 1
[patent_app_number] => 7/286870
[patent_app_country] => US
[patent_app_date] => 1988-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 2512
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 174
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/045/05045904.pdf
[firstpage_image] =>[orig_patent_app_number] => 286870
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/286870 | Semiconductor device including an improved trench arrangement | Dec 19, 1988 | Issued |
Array
(
[id] => 2798326
[patent_doc_number] => 05103285
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-04-07
[patent_title] => 'Silicon carbide barrier between silicon substrate and metal layer'
[patent_app_type] => 1
[patent_app_number] => 7/286611
[patent_app_country] => US
[patent_app_date] => 1988-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 8
[patent_no_of_words] => 3855
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 293
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/103/05103285.pdf
[firstpage_image] =>[orig_patent_app_number] => 286611
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/286611 | Silicon carbide barrier between silicon substrate and metal layer | Dec 18, 1988 | Issued |
Array
(
[id] => 2561820
[patent_doc_number] => 04897706
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-01-30
[patent_title] => 'Thyristor protected against breakover firing'
[patent_app_type] => 1
[patent_app_number] => 7/285488
[patent_app_country] => US
[patent_app_date] => 1988-12-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 3
[patent_no_of_words] => 1578
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 229
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/897/04897706.pdf
[firstpage_image] =>[orig_patent_app_number] => 285488
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/285488 | Thyristor protected against breakover firing | Dec 15, 1988 | Issued |
| 07/278988 | SEMICONDUCTOR DEVICE HAVING HIGH ENERGY SUSTAINING CAPABILITY AND A TEMPERATURE COMPENSATED SUSTAINING VOLTAGE | Dec 1, 1988 | Abandoned |
| 07/277111 | SEMICONDUCTOR DEVICE HAVING A COMPOSITE INSULATING INTERLAYER | Nov 28, 1988 | Abandoned |
Array
(
[id] => 2792575
[patent_doc_number] => 05093702
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-03-03
[patent_title] => 'Method of alignment for semiconductor memory device'
[patent_app_type] => 1
[patent_app_number] => 7/276996
[patent_app_country] => US
[patent_app_date] => 1988-11-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 3914
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 235
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/093/05093702.pdf
[firstpage_image] =>[orig_patent_app_number] => 276996
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/276996 | Method of alignment for semiconductor memory device | Nov 27, 1988 | Issued |