
Quoc Dinh Hoang
Examiner (ID: 13830)
| Most Active Art Unit | 2892 |
| Art Unit(s) | 2818, 2892 |
| Total Applications | 2296 |
| Issued Applications | 2070 |
| Pending Applications | 106 |
| Abandoned Applications | 160 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19253447
[patent_doc_number] => 20240204444
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-20
[patent_title] => SEMICONDUCTOR DEVICES AND METHODS OF MANUFACTURING SEMICONDUCTOR DEVICES
[patent_app_type] => utility
[patent_app_number] => 18/397830
[patent_app_country] => US
[patent_app_date] => 2023-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7811
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -4
[patent_words_short_claim] => 187
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18397830
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/397830 | Semiconductor devices having exposed clip top sides and methods of manufacturing semiconductor devices | Dec 26, 2023 | Issued |
Array
(
[id] => 19038143
[patent_doc_number] => 20240087958
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-03-14
[patent_title] => METHODS OF TSV FORMATION FOR ADVANCED PACKAGING
[patent_app_type] => utility
[patent_app_number] => 18/508801
[patent_app_country] => US
[patent_app_date] => 2023-11-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6636
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18508801
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/508801 | Methods of TSV formation for advanced packaging | Nov 13, 2023 | Issued |
Array
(
[id] => 19945562
[patent_doc_number] => 12317714
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-05-27
[patent_title] => Display device having power line
[patent_app_type] => utility
[patent_app_number] => 18/498042
[patent_app_country] => US
[patent_app_date] => 2023-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 2385
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18498042
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/498042 | Display device having power line | Oct 30, 2023 | Issued |
Array
(
[id] => 18959054
[patent_doc_number] => 20240047381
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-08
[patent_title] => SEMICONDUCTOR PACKAGE SUBSTRATE WITH A SMOOTH GROOVE ABOUT A PERIMETER OF A SEMICONDUCTOR DIE
[patent_app_type] => utility
[patent_app_number] => 18/488981
[patent_app_country] => US
[patent_app_date] => 2023-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7051
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18488981
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/488981 | Semiconductor package substrate with groove on die pad | Oct 16, 2023 | Issued |
Array
(
[id] => 18943467
[patent_doc_number] => 20240038606
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-01
[patent_title] => SEMICONDUCTOR DEVICES AND METHODS OF MANUFACTURING SEMICONDUCTOR DEVICES
[patent_app_type] => utility
[patent_app_number] => 18/378465
[patent_app_country] => US
[patent_app_date] => 2023-10-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8223
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18378465
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/378465 | SEMICONDUCTOR DEVICES AND METHODS OF MANUFACTURING SEMICONDUCTOR DEVICES | Oct 9, 2023 | Pending |
Array
(
[id] => 18958981
[patent_doc_number] => 20240047308
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-08
[patent_title] => SEMICONDUCTOR PACKAGE HAVING COMPOSITE SEED-BARRIER LAYER AND METHOD OF FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/482006
[patent_app_country] => US
[patent_app_date] => 2023-10-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15614
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18482006
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/482006 | Semiconductor package having composite seed-barrier layer and method of forming the same | Oct 4, 2023 | Issued |
Array
(
[id] => 19835759
[patent_doc_number] => 20250087545
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-03-13
[patent_title] => Semiconductor Device and Method of Forming FOWLP with Pre-Molded Embedded Discrete Electrical Component
[patent_app_type] => utility
[patent_app_number] => 18/462612
[patent_app_country] => US
[patent_app_date] => 2023-09-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6456
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 19
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18462612
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/462612 | Semiconductor Device and Method of Forming FOWLP with Pre-Molded Embedded Discrete Electrical Component | Sep 6, 2023 | Pending |
Array
(
[id] => 19935114
[patent_doc_number] => 12308322
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-05-20
[patent_title] => Dual-sided routing in 3D semiconductor system-in-package structure and methods of forming the same
[patent_app_type] => utility
[patent_app_number] => 18/447769
[patent_app_country] => US
[patent_app_date] => 2023-08-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 39
[patent_figures_cnt] => 40
[patent_no_of_words] => 6703
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 179
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18447769
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/447769 | Dual-sided routing in 3D semiconductor system-in-package structure and methods of forming the same | Aug 9, 2023 | Issued |
Array
(
[id] => 19007807
[patent_doc_number] => 20240071878
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-29
[patent_title] => Two-In-One Lead Frame Package
[patent_app_type] => utility
[patent_app_number] => 18/231861
[patent_app_country] => US
[patent_app_date] => 2023-08-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5361
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18231861
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/231861 | Two-In-One Lead Frame Package | Aug 8, 2023 | Pending |
Array
(
[id] => 19559924
[patent_doc_number] => 20240371716
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-11-07
[patent_title] => CHIP PACKAGE STRUCTURE AND FABRICATION
[patent_app_type] => utility
[patent_app_number] => 18/364262
[patent_app_country] => US
[patent_app_date] => 2023-08-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10822
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 51
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18364262
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/364262 | CHIP PACKAGE STRUCTURE AND FABRICATION | Aug 1, 2023 | Pending |
Array
(
[id] => 19285803
[patent_doc_number] => 20240222280
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-04
[patent_title] => SEMICONDUCTOR PACKAGES AND METHOD FOR FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/363995
[patent_app_country] => US
[patent_app_date] => 2023-08-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11568
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18363995
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/363995 | SEMICONDUCTOR PACKAGES AND METHOD FOR FABRICATING THE SAME | Aug 1, 2023 | Pending |
Array
(
[id] => 18943499
[patent_doc_number] => 20240038638
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-01
[patent_title] => POWER ELECTRONICS MODULE
[patent_app_type] => utility
[patent_app_number] => 18/363311
[patent_app_country] => US
[patent_app_date] => 2023-08-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 1990
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 186
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18363311
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/363311 | POWER ELECTRONICS MODULE | Jul 31, 2023 | Pending |
Array
(
[id] => 19612124
[patent_doc_number] => 12161019
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-12-03
[patent_title] => Display apparatus including a heat-dissipation member and electronic device including the same
[patent_app_type] => utility
[patent_app_number] => 18/361769
[patent_app_country] => US
[patent_app_date] => 2023-07-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 11920
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 185
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18361769
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/361769 | Display apparatus including a heat-dissipation member and electronic device including the same | Jul 27, 2023 | Issued |
Array
(
[id] => 18774567
[patent_doc_number] => 20230369398
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-16
[patent_title] => MULTI-GATE DEVICE WITH AIR GAP SPACER AND FABRICATION METHODS THEREOF
[patent_app_type] => utility
[patent_app_number] => 18/360974
[patent_app_country] => US
[patent_app_date] => 2023-07-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9449
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18360974
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/360974 | Multi-gate device with air gap spacer and fabrication methods thereof | Jul 27, 2023 | Issued |
Array
(
[id] => 18943497
[patent_doc_number] => 20240038636
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-01
[patent_title] => METHOD OF MANUFACTURING SEMICONDUCTOR DEVICES, CORRESPONDING SUBSTRATE AND SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/224701
[patent_app_country] => US
[patent_app_date] => 2023-07-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3084
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 21
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18224701
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/224701 | METHOD OF MANUFACTURING SEMICONDUCTOR DEVICES, CORRESPONDING SUBSTRATE AND SEMICONDUCTOR DEVICE | Jul 20, 2023 | Pending |
Array
(
[id] => 18757520
[patent_doc_number] => 20230360983
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-09
[patent_title] => MODULE
[patent_app_type] => utility
[patent_app_number] => 18/351733
[patent_app_country] => US
[patent_app_date] => 2023-07-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 23477
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 398
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18351733
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/351733 | MODULE | Jul 12, 2023 | Pending |
Array
(
[id] => 18943576
[patent_doc_number] => 20240038715
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-01
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/351542
[patent_app_country] => US
[patent_app_date] => 2023-07-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7013
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -4
[patent_words_short_claim] => 216
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18351542
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/351542 | SEMICONDUCTOR DEVICE | Jul 12, 2023 | Pending |
Array
(
[id] => 19688093
[patent_doc_number] => 20250006638
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-01-02
[patent_title] => PITCH CHANGE BETWEEN METAL LINES
[patent_app_type] => utility
[patent_app_number] => 18/345540
[patent_app_country] => US
[patent_app_date] => 2023-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8119
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 47
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18345540
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/345540 | PITCH CHANGE BETWEEN METAL LINES | Jun 29, 2023 | Pending |
Array
(
[id] => 19531814
[patent_doc_number] => 20240355716
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-24
[patent_title] => SIDE-WETTABLE SEMICONDUCTOR PACKAGE DEVICE WITH HEAT DISSIPATION SURFACE STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 18/345476
[patent_app_country] => US
[patent_app_date] => 2023-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3044
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 153
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18345476
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/345476 | SIDE-WETTABLE SEMICONDUCTOR PACKAGE DEVICE WITH HEAT DISSIPATION SURFACE STRUCTURE | Jun 29, 2023 | Pending |
Array
(
[id] => 18729427
[patent_doc_number] => 20230343723
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-10-26
[patent_title] => SOLDERED METALLIC RESERVOIRS FOR ENHANCED TRANSIENT AND STEADY-STATE THERMAL PERFORMANCE
[patent_app_type] => utility
[patent_app_number] => 18/216005
[patent_app_country] => US
[patent_app_date] => 2023-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6218
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 150
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18216005
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/216005 | Soldered metallic reservoirs for enhanced transient and steady-state thermal performance | Jun 28, 2023 | Issued |