
Raj R. Gupta
Examiner (ID: 2557, Phone: (571)270-5707 , Office: P/2829 )
| Most Active Art Unit | 2829 |
| Art Unit(s) | 2814, 2829, 2893 |
| Total Applications | 829 |
| Issued Applications | 593 |
| Pending Applications | 52 |
| Abandoned Applications | 205 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 17048081
[patent_doc_number] => 11101271
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-08-24
[patent_title] => Array of cross point memory cells and methods of forming an array of cross point memory cells
[patent_app_type] => utility
[patent_app_number] => 16/747390
[patent_app_country] => US
[patent_app_date] => 2020-01-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 4791
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16747390
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/747390 | Array of cross point memory cells and methods of forming an array of cross point memory cells | Jan 19, 2020 | Issued |
Array
(
[id] => 17551899
[patent_doc_number] => 20220123241
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-04-21
[patent_title] => PREPARATION AND LAYER
[patent_app_type] => utility
[patent_app_number] => 17/420745
[patent_app_country] => US
[patent_app_date] => 2020-01-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16728
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 20
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17420745
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/420745 | PREPARATION AND LAYER | Jan 6, 2020 | Abandoned |
Array
(
[id] => 19563965
[patent_doc_number] => 12138716
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-11-12
[patent_title] => Jig for tack welding of battery cell electrode lead
[patent_app_type] => utility
[patent_app_number] => 17/268738
[patent_app_country] => US
[patent_app_date] => 2020-01-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 11
[patent_no_of_words] => 3081
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 223
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17268738
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/268738 | Jig for tack welding of battery cell electrode lead | Jan 6, 2020 | Issued |
Array
(
[id] => 16677662
[patent_doc_number] => 20210066428
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-03-04
[patent_title] => Display Panel with Irregular Shape and Display Device
[patent_app_type] => utility
[patent_app_number] => 16/730556
[patent_app_country] => US
[patent_app_date] => 2019-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7111
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 172
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16730556
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/730556 | Display panel with irregular shape and display device | Dec 29, 2019 | Issued |
Array
(
[id] => 15808051
[patent_doc_number] => 20200127168
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-04-23
[patent_title] => LIGHT EMITTING DIODE CONTAINING OXIDIZED METAL CONTACTS
[patent_app_type] => utility
[patent_app_number] => 16/720402
[patent_app_country] => US
[patent_app_date] => 2019-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16985
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16720402
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/720402 | Light emitting diode containing oxidized metal contacts | Dec 18, 2019 | Issued |
Array
(
[id] => 16920432
[patent_doc_number] => 20210193524
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-06-24
[patent_title] => Method and System for Regulating Plasma Dicing Rates
[patent_app_type] => utility
[patent_app_number] => 16/721083
[patent_app_country] => US
[patent_app_date] => 2019-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6499
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 362
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16721083
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/721083 | Method and system for regulating plasma dicing rates | Dec 18, 2019 | Issued |
Array
(
[id] => 17254187
[patent_doc_number] => 11189687
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-11-30
[patent_title] => Semiconductor devices and methods of manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 16/702078
[patent_app_country] => US
[patent_app_date] => 2019-12-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 7238
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 165
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16702078
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/702078 | Semiconductor devices and methods of manufacturing the same | Dec 2, 2019 | Issued |
Array
(
[id] => 18190654
[patent_doc_number] => 11581256
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-02-14
[patent_title] => Interconnect structure for logic circuit
[patent_app_type] => utility
[patent_app_number] => 16/696824
[patent_app_country] => US
[patent_app_date] => 2019-11-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 13108
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 172
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16696824
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/696824 | Interconnect structure for logic circuit | Nov 25, 2019 | Issued |
Array
(
[id] => 18919391
[patent_doc_number] => 11881685
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-01-23
[patent_title] => Ion generation device, discharge substrate, and electronic device
[patent_app_type] => utility
[patent_app_number] => 17/296113
[patent_app_country] => US
[patent_app_date] => 2019-11-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 9
[patent_no_of_words] => 7477
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17296113
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/296113 | Ion generation device, discharge substrate, and electronic device | Nov 19, 2019 | Issued |
Array
(
[id] => 17347368
[patent_doc_number] => 20220013699
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-01-13
[patent_title] => METHOD OF PRODUCING A PLURALITY OF RADIATION-EMITTING COMPONENTS, RADIATION-EMITTING COMPONENT, METHOD OF PRODUCING A CONNECTION CARRIER, AND CONNECTION CARRIER
[patent_app_type] => utility
[patent_app_number] => 17/294090
[patent_app_country] => US
[patent_app_date] => 2019-11-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7418
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17294090
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/294090 | METHOD OF PRODUCING A PLURALITY OF RADIATION-EMITTING COMPONENTS, RADIATION-EMITTING COMPONENT, METHOD OF PRODUCING A CONNECTION CARRIER, AND CONNECTION CARRIER | Nov 10, 2019 | Pending |
Array
(
[id] => 17326652
[patent_doc_number] => 11217678
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-01-04
[patent_title] => Differential SG/EG spacer integration with equivalent NFET/PFET spacer widths and dual raised source drain expitaxial silicon and triple-nitride spacer integration enabling high-voltage EG device on FDSOI
[patent_app_type] => utility
[patent_app_number] => 16/680196
[patent_app_country] => US
[patent_app_date] => 2019-11-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 31
[patent_no_of_words] => 5658
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16680196
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/680196 | Differential SG/EG spacer integration with equivalent NFET/PFET spacer widths and dual raised source drain expitaxial silicon and triple-nitride spacer integration enabling high-voltage EG device on FDSOI | Nov 10, 2019 | Issued |
Array
(
[id] => 16521656
[patent_doc_number] => 10872882
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-12-22
[patent_title] => LED module assemblies for displays
[patent_app_type] => utility
[patent_app_number] => 16/674570
[patent_app_country] => US
[patent_app_date] => 2019-11-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 7
[patent_no_of_words] => 4216
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 265
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16674570
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/674570 | LED module assemblies for displays | Nov 4, 2019 | Issued |
Array
(
[id] => 17818571
[patent_doc_number] => 11424194
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-08-23
[patent_title] => Three dimensional integrated circuit (3DIC) with support structures
[patent_app_type] => utility
[patent_app_number] => 16/595741
[patent_app_country] => US
[patent_app_date] => 2019-10-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 16
[patent_no_of_words] => 5012
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16595741
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/595741 | Three dimensional integrated circuit (3DIC) with support structures | Oct 7, 2019 | Issued |
Array
(
[id] => 15462197
[patent_doc_number] => 20200043923
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-06
[patent_title] => Method and Device of Preventing Merging of Resist-Protection-Oxide (RPO) Between Adjacent Structures
[patent_app_type] => utility
[patent_app_number] => 16/595373
[patent_app_country] => US
[patent_app_date] => 2019-10-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5863
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16595373
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/595373 | Method and device of preventing merging of resist-protection-oxide (RPO) between adjacent structures | Oct 6, 2019 | Issued |
Array
(
[id] => 17239778
[patent_doc_number] => 11183673
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-11-23
[patent_title] => Display device and a method for manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 16/593191
[patent_app_country] => US
[patent_app_date] => 2019-10-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 25
[patent_no_of_words] => 10283
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16593191
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/593191 | Display device and a method for manufacturing the same | Oct 3, 2019 | Issued |
Array
(
[id] => 16001111
[patent_doc_number] => 20200176426
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-06-04
[patent_title] => DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/593635
[patent_app_country] => US
[patent_app_date] => 2019-10-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7655
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16593635
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/593635 | Display device | Oct 3, 2019 | Issued |
Array
(
[id] => 17239670
[patent_doc_number] => 11183563
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-11-23
[patent_title] => Substrate structure and method for fabricating semiconductor structure including the substrate structure
[patent_app_type] => utility
[patent_app_number] => 16/593208
[patent_app_country] => US
[patent_app_date] => 2019-10-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 11
[patent_no_of_words] => 5517
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16593208
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/593208 | Substrate structure and method for fabricating semiconductor structure including the substrate structure | Oct 3, 2019 | Issued |
Array
(
[id] => 20080579
[patent_doc_number] => 12354654
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-07-08
[patent_title] => Memory device comprising biocompatible polymer nanoparticles, and manufacturing method therefor
[patent_app_type] => utility
[patent_app_number] => 17/282954
[patent_app_country] => US
[patent_app_date] => 2019-10-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 0
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17282954
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/282954 | Memory device comprising biocompatible polymer nanoparticles, and manufacturing method therefor | Oct 3, 2019 | Issued |
Array
(
[id] => 20080579
[patent_doc_number] => 12354654
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-07-08
[patent_title] => Memory device comprising biocompatible polymer nanoparticles, and manufacturing method therefor
[patent_app_type] => utility
[patent_app_number] => 17/282954
[patent_app_country] => US
[patent_app_date] => 2019-10-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 0
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17282954
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/282954 | Memory device comprising biocompatible polymer nanoparticles, and manufacturing method therefor | Oct 3, 2019 | Issued |
Array
(
[id] => 16752465
[patent_doc_number] => 20210104477
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-04-08
[patent_title] => PAD STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 16/592940
[patent_app_country] => US
[patent_app_date] => 2019-10-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3126
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16592940
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/592940 | PAD STRUCTURE | Oct 3, 2019 | Abandoned |