
Raj R. Gupta
Examiner (ID: 2557, Phone: (571)270-5707 , Office: P/2829 )
| Most Active Art Unit | 2829 |
| Art Unit(s) | 2814, 2829, 2893 |
| Total Applications | 829 |
| Issued Applications | 593 |
| Pending Applications | 52 |
| Abandoned Applications | 205 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 10802793
[patent_doc_number] => 20160148950
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-05-26
[patent_title] => 'THIN-FILM TRANSISTOR ARRAY SUBSTRATE, MANUFACTURING METHOD, AND DISPLAY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/416634
[patent_app_country] => US
[patent_app_date] => 2014-12-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4744
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14416634
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/416634 | THIN-FILM TRANSISTOR ARRAY SUBSTRATE, MANUFACTURING METHOD, AND DISPLAY DEVICE | Dec 9, 2014 | Abandoned |
Array
(
[id] => 10817814
[patent_doc_number] => 20160163977
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-06-09
[patent_title] => 'Doped Ternary Nitride Embedded Resistors for Resistive Random Access Memory Cells'
[patent_app_type] => utility
[patent_app_number] => 14/562971
[patent_app_country] => US
[patent_app_date] => 2014-12-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 9149
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14562971
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/562971 | Doped ternary nitride embedded resistors for resistive random access memory cells | Dec 7, 2014 | Issued |
Array
(
[id] => 10257378
[patent_doc_number] => 20150142375
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-05-21
[patent_title] => 'MOTION ANALYSIS METHOD AND MOTION ANALYSIS APPARATUS'
[patent_app_type] => utility
[patent_app_number] => 14/537420
[patent_app_country] => US
[patent_app_date] => 2014-11-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 6240
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14537420
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/537420 | MOTION ANALYSIS METHOD AND MOTION ANALYSIS APPARATUS | Nov 9, 2014 | Abandoned |
Array
(
[id] => 11213053
[patent_doc_number] => 09442087
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-09-13
[patent_title] => 'Organic thin-film transistor sensor arrangements'
[patent_app_type] => utility
[patent_app_number] => 14/537690
[patent_app_country] => US
[patent_app_date] => 2014-11-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 7001
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 119
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14537690
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/537690 | Organic thin-film transistor sensor arrangements | Nov 9, 2014 | Issued |
Array
(
[id] => 14173743
[patent_doc_number] => 10260871
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-04-16
[patent_title] => Trajectory estimation system
[patent_app_type] => utility
[patent_app_number] => 14/537503
[patent_app_country] => US
[patent_app_date] => 2014-11-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 10195
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 185
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14537503
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/537503 | Trajectory estimation system | Nov 9, 2014 | Issued |
Array
(
[id] => 11551769
[patent_doc_number] => 09620632
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-04-11
[patent_title] => 'Semiconductor device and method of manufacturing the semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 15/030192
[patent_app_country] => US
[patent_app_date] => 2014-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 6913
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 464
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15030192
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/030192 | Semiconductor device and method of manufacturing the semiconductor device | Oct 29, 2014 | Issued |
Array
(
[id] => 10448101
[patent_doc_number] => 20150333115
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-11-19
[patent_title] => 'FLEXIBLE DISPLAY SUBSTRATE AND A MANUFACTURING METHOD THEREOF, AS WELL AS A FLEXIBLE DISPLAY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/527717
[patent_app_country] => US
[patent_app_date] => 2014-10-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6944
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14527717
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/527717 | Flexible display substrate and a manufacturing method thereof, as well as a flexible display device | Oct 28, 2014 | Issued |
Array
(
[id] => 9864826
[patent_doc_number] => 20150044845
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-02-12
[patent_title] => 'METHOD FOR FORMING METAL SEMICONDUCTOR ALLOYS IN CONTACT HOLES AND TRENCHES'
[patent_app_type] => utility
[patent_app_number] => 14/524650
[patent_app_country] => US
[patent_app_date] => 2014-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 11626
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14524650
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/524650 | Method for forming metal semiconductor alloys in contact holes and trenches | Oct 26, 2014 | Issued |
Array
(
[id] => 10758688
[patent_doc_number] => 20160104840
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-04-14
[patent_title] => 'RESISTIVE MEMORY WITH A THERMALLY INSULATING REGION'
[patent_app_type] => utility
[patent_app_number] => 14/511818
[patent_app_country] => US
[patent_app_date] => 2014-10-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 4640
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14511818
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/511818 | RESISTIVE MEMORY WITH A THERMALLY INSULATING REGION | Oct 9, 2014 | Abandoned |
Array
(
[id] => 9809731
[patent_doc_number] => 20150021677
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-01-22
[patent_title] => 'Embedded Transistor'
[patent_app_type] => utility
[patent_app_number] => 14/507513
[patent_app_country] => US
[patent_app_date] => 2014-10-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 4278
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14507513
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/507513 | Embedded transistor | Oct 5, 2014 | Issued |
Array
(
[id] => 10971810
[patent_doc_number] => 20140374844
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-12-25
[patent_title] => 'METHOD FOR FORMING METAL SEMICONDUCTOR ALLOYS IN CONTACT HOLES AND TRENCHES'
[patent_app_type] => utility
[patent_app_number] => 14/483923
[patent_app_country] => US
[patent_app_date] => 2014-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 11630
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14483923
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/483923 | Method for forming metal semiconductor alloys in contact holes and trenches | Sep 10, 2014 | Issued |
Array
(
[id] => 11578864
[patent_doc_number] => 09634134
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-04-25
[patent_title] => 'Embedded transistor'
[patent_app_type] => utility
[patent_app_number] => 14/465578
[patent_app_country] => US
[patent_app_date] => 2014-08-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 6382
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14465578
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/465578 | Embedded transistor | Aug 20, 2014 | Issued |
Array
(
[id] => 10954023
[patent_doc_number] => 20140357045
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-12-04
[patent_title] => 'eFUSE AND METHOD OF FABRICATION'
[patent_app_type] => utility
[patent_app_number] => 14/464282
[patent_app_country] => US
[patent_app_date] => 2014-08-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3139
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14464282
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/464282 | eFUSE and method of fabrication | Aug 19, 2014 | Issued |
Array
(
[id] => 10066717
[patent_doc_number] => 09105576
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-08-11
[patent_title] => 'Multi-level memory arrays with memory cells that employ bipolar storage elements and methods of forming the same'
[patent_app_type] => utility
[patent_app_number] => 14/456158
[patent_app_country] => US
[patent_app_date] => 2014-08-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 43
[patent_no_of_words] => 16005
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 182
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14456158
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/456158 | Multi-level memory arrays with memory cells that employ bipolar storage elements and methods of forming the same | Aug 10, 2014 | Issued |
Array
(
[id] => 10944756
[patent_doc_number] => 20140347777
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-11-27
[patent_title] => 'SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/456275
[patent_app_country] => US
[patent_app_date] => 2014-08-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 22444
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14456275
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/456275 | Semiconductor device | Aug 10, 2014 | Issued |
Array
(
[id] => 10934582
[patent_doc_number] => 20140337603
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-11-13
[patent_title] => 'SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/336142
[patent_app_country] => US
[patent_app_date] => 2014-07-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 29
[patent_figures_cnt] => 29
[patent_no_of_words] => 26219
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14336142
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/336142 | Semiconductor device | Jul 20, 2014 | Issued |
Array
(
[id] => 15979061
[patent_doc_number] => 10669844
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-06-02
[patent_title] => Characterizing a wellbore depth interval from rock fragments
[patent_app_type] => utility
[patent_app_number] => 14/904392
[patent_app_country] => US
[patent_app_date] => 2014-07-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 3385
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 214
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14904392
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/904392 | Characterizing a wellbore depth interval from rock fragments | Jul 10, 2014 | Issued |
Array
(
[id] => 10792348
[patent_doc_number] => 20160138505
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-05-19
[patent_title] => 'METHOD FOR SIMULATING A CRANKSHAFT SIGNAL OF AN INTERNAL COMBUSTION ENGINE FROM A CAMSHAFT SIGNAL OF THE INTERNAL COMBUSTION ENGINE'
[patent_app_type] => utility
[patent_app_number] => 14/904137
[patent_app_country] => US
[patent_app_date] => 2014-07-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 1586
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14904137
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/904137 | METHOD FOR SIMULATING A CRANKSHAFT SIGNAL OF AN INTERNAL COMBUSTION ENGINE FROM A CAMSHAFT SIGNAL OF THE INTERNAL COMBUSTION ENGINE | Jul 3, 2014 | Abandoned |
Array
(
[id] => 11300620
[patent_doc_number] => 09508630
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-11-29
[patent_title] => 'Semiconductor device and a method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 14/320686
[patent_app_country] => US
[patent_app_date] => 2014-07-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 37
[patent_no_of_words] => 18115
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 335
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14320686
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/320686 | Semiconductor device and a method of manufacturing the same | Jun 30, 2014 | Issued |
Array
(
[id] => 11286584
[patent_doc_number] => 09502444
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-11-22
[patent_title] => 'Method for forming a thin-film layer pattern, display substrate and manufacturing method thereof, and display device'
[patent_app_type] => utility
[patent_app_number] => 14/429640
[patent_app_country] => US
[patent_app_date] => 2014-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 10
[patent_no_of_words] => 6178
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 156
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14429640
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/429640 | Method for forming a thin-film layer pattern, display substrate and manufacturing method thereof, and display device | Jun 26, 2014 | Issued |