Raj R. Gupta

Array ( [id] => 4233281 [patent_doc_number] => 06112019 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-08-29 [patent_title] => 'Distributed instruction queue' [patent_app_type] => 1 [patent_app_number] => 8/489509 [patent_app_country] => US [patent_app_date] => 1995-06-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 40 [patent_figures_cnt] => 40 [patent_no_of_words] => 35836 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 109 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/112/06112019.pdf [firstpage_image] =>[orig_patent_app_number] => 489509 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3858455 [patent_doc_number] => 05745721 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-04-28 [patent_title] => 'Partitioned addressing apparatus for vector/scalar registers' [patent_app_type] => 1 [patent_app_number] => 8/485017 [patent_app_country] => US [patent_app_date] => 1995-06-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 30 [patent_figures_cnt] => 35 [patent_no_of_words] => 20696 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 126 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/745/05745721.pdf [firstpage_image] =>[orig_patent_app_number] => 485017 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3735851 [patent_doc_number] => 05701430 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-12-23 [patent_title] => 'Cross-cache-line compounding algorithm for scism processors' [patent_app_type] => 1 [patent_app_number] => 8/483419 [patent_app_country] => US [patent_app_date] => 1995-06-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 10 [patent_no_of_words] => 6886 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 298 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/701/05701430.pdf [firstpage_image] =>[orig_patent_app_number] => 483419 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4025950 [patent_doc_number] => 05941964 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-08-24 [patent_title] => 'Bridge buffer management by bridge interception of synchronization events' [patent_app_type] => 1 [patent_app_number] => 8/480953 [patent_app_country] => US [patent_app_date] => 1995-06-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 5185 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 129 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/941/05941964.pdf [firstpage_image] =>[orig_patent_app_number] => 480953 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3533138 [patent_doc_number] => 05530890 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-06-25 [patent_title] => 'High performance, low cost microprocessor' [patent_app_type] => 1 [patent_app_number] => 8/480206 [patent_app_country] => US [patent_app_date] => 1995-06-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 23 [patent_no_of_words] => 17400 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 232 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/530/05530890.pdf [firstpage_image] =>[orig_patent_app_number] => 480206 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3669786 [patent_doc_number] => 05659703 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-08-19 [patent_title] => 'Microprocessor system with hierarchical stack and method of operation' [patent_app_type] => 1 [patent_app_number] => 8/482185 [patent_app_country] => US [patent_app_date] => 1995-06-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 23 [patent_no_of_words] => 16250 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 248 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/659/05659703.pdf [firstpage_image] =>[orig_patent_app_number] => 482185 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3760391 [patent_doc_number] => 05717881 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-02-10 [patent_title] => 'Data processing system for processing one and two parcel instructions' [patent_app_type] => 1 [patent_app_number] => 8/481060 [patent_app_country] => US [patent_app_date] => 1995-06-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 30 [patent_figures_cnt] => 35 [patent_no_of_words] => 20581 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 133 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/717/05717881.pdf [firstpage_image] =>[orig_patent_app_number] => 481060 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3841620 [patent_doc_number] => 05784584 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-07-21 [patent_title] => 'High performance microprocessor using instructions that operate within instruction groups' [patent_app_type] => 1 [patent_app_number] => 8/484935 [patent_app_country] => US [patent_app_date] => 1995-06-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 23 [patent_no_of_words] => 16259 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 123 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/784/05784584.pdf [firstpage_image] =>[orig_patent_app_number] => 484935 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3592434 [patent_doc_number] => 05499351 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-03-12 [patent_title] => 'Arrangement of detecting branch error in a digital data processing system' [patent_app_type] => 1 [patent_app_number] => 8/483882 [patent_app_country] => US [patent_app_date] => 1995-06-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 8 [patent_no_of_words] => 3157 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 162 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/499/05499351.pdf [firstpage_image] =>[orig_patent_app_number] => 483882 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3795219 [patent_doc_number] => 05809336 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-09-15 [patent_title] => 'High performance microprocessor having variable speed system clock' [patent_app_type] => 1 [patent_app_number] => 8/484918 [patent_app_country] => US [patent_app_date] => 1995-06-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 23 [patent_no_of_words] => 17339 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 131 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/809/05809336.pdf [firstpage_image] =>[orig_patent_app_number] => 484918 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3873137 [patent_doc_number] => 05768610 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-06-16 [patent_title] => 'Lookahead register value generator and a superscalar microprocessor employing same' [patent_app_type] => 1 [patent_app_number] => 8/480092 [patent_app_country] => US [patent_app_date] => 1995-06-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 60 [patent_figures_cnt] => 68 [patent_no_of_words] => 76140 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 222 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/768/05768610.pdf [firstpage_image] =>[orig_patent_app_number] => 480092 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3569610 [patent_doc_number] => 05544337 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-08-06 [patent_title] => 'Vector processor having registers for control by vector resisters' [patent_app_type] => 1 [patent_app_number] => 8/487952 [patent_app_country] => US [patent_app_date] => 1995-06-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 30 [patent_figures_cnt] => 35 [patent_no_of_words] => 21441 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 202 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/544/05544337.pdf [firstpage_image] =>[orig_patent_app_number] => 487952 [rel_patent_id] =>[rel_patent_doc_number] =>)