| Application number | Title of the application | Filing Date | Status |
|---|
| 07/689908 | DATA COLLECTION-TRANSMISSION APPARATUS AND DATA COLLECTION SYSTEM | Jun 3, 1991 | Abandoned |
| 07/702016 | NULL CONVENTION LOGIC SYSTEM | May 16, 1991 | Abandoned |
| 07/703108 | MICROPROCESSOR FOR USE IN IN-CIRCUIT EMULATOR HAVING FUNCTION OF DISCRIMINATING USER'S SPACE AND IN-CIRCUIT EMULATOR SPACE | May 16, 1991 | Abandoned |
| 07/701102 | NETWORK ADDRESS MANAGING METHOD AND SYSTEM | May 15, 1991 | Abandoned |
Array
(
[id] => 3058748
[patent_doc_number] => 05335330
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-08-02
[patent_title] => 'Information processing apparatus with optimization programming'
[patent_app_type] => 1
[patent_app_number] => 7/699404
[patent_app_country] => US
[patent_app_date] => 1991-05-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 14
[patent_no_of_words] => 6951
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/335/05335330.pdf
[firstpage_image] =>[orig_patent_app_number] => 699404
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/699404 | Information processing apparatus with optimization programming | May 12, 1991 | Issued |
| 07/690209 | COMPUTER SYSTEM PERMITTING SWITCHING BETWEEN ARCHITECTED AND INTERPRETATION INSTRUCTIONS IN A PIPELINE BY ENABLING PIPELINE DRAIN | Apr 23, 1991 | Abandoned |
Array
(
[id] => 2989050
[patent_doc_number] => 05226164
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-07-06
[patent_title] => 'Millicode register management and pipeline reset'
[patent_app_type] => 1
[patent_app_number] => 7/690210
[patent_app_country] => US
[patent_app_date] => 1991-04-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 10408
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 198
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/226/05226164.pdf
[firstpage_image] =>[orig_patent_app_number] => 690210
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/690210 | Millicode register management and pipeline reset | Apr 23, 1991 | Issued |
Array
(
[id] => 3108388
[patent_doc_number] => 05291611
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-03-01
[patent_title] => 'Modular signal processing unit'
[patent_app_type] => 1
[patent_app_number] => 7/693106
[patent_app_country] => US
[patent_app_date] => 1991-04-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 1954
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 224
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/291/05291611.pdf
[firstpage_image] =>[orig_patent_app_number] => 693106
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/693106 | Modular signal processing unit | Apr 22, 1991 | Issued |
Array
(
[id] => 2934007
[patent_doc_number] => 05201041
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-04-06
[patent_title] => 'Cache bypass apparatus'
[patent_app_type] => 1
[patent_app_number] => 7/662339
[patent_app_country] => US
[patent_app_date] => 1991-02-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 13
[patent_no_of_words] => 6140
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 245
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/201/05201041.pdf
[firstpage_image] =>[orig_patent_app_number] => 662339
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/662339 | Cache bypass apparatus | Feb 24, 1991 | Issued |
| 07/657969 | TWO STAGE CACHE MEMORY SYSTEM AND METHOD | Feb 19, 1991 | Abandoned |
Array
(
[id] => 3430296
[patent_doc_number] => 05434970
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-07-18
[patent_title] => 'System for distributed multiprocessor communication'
[patent_app_type] => 1
[patent_app_number] => 7/655296
[patent_app_country] => US
[patent_app_date] => 1991-02-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5728
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 274
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/434/05434970.pdf
[firstpage_image] =>[orig_patent_app_number] => 655296
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/655296 | System for distributed multiprocessor communication | Feb 13, 1991 | Issued |
Array
(
[id] => 2980458
[patent_doc_number] => 05202991
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-04-13
[patent_title] => 'Reducing the effect processor blocking'
[patent_app_type] => 1
[patent_app_number] => 7/655180
[patent_app_country] => US
[patent_app_date] => 1991-02-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 1231
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 168
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/202/05202991.pdf
[firstpage_image] =>[orig_patent_app_number] => 655180
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/655180 | Reducing the effect processor blocking | Feb 12, 1991 | Issued |
| 07/649402 | METHOD FOR MULTI-DOMAIN AND MULTI-DIMENSIONAL CONCURRENT SIMULATION USING A DIGITAL COMPUTER | Jan 31, 1991 | Abandoned |
Array
(
[id] => 2815919
[patent_doc_number] => 05115513
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-05-19
[patent_title] => 'Microprogrammed timer processor'
[patent_app_type] => 1
[patent_app_number] => 7/649503
[patent_app_country] => US
[patent_app_date] => 1991-02-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 5983
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 319
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/115/05115513.pdf
[firstpage_image] =>[orig_patent_app_number] => 649503
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/649503 | Microprogrammed timer processor | Jan 31, 1991 | Issued |
| 07/640510 | COMPUTER SYSTEM DMA TRANSFER | Jan 9, 1991 | Abandoned |
Array
(
[id] => 2787647
[patent_doc_number] => 05151984
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-09-29
[patent_title] => 'Block diagram simulator using a library for generation of a computer program'
[patent_app_type] => 1
[patent_app_number] => 7/631186
[patent_app_country] => US
[patent_app_date] => 1990-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 77
[patent_figures_cnt] => 90
[patent_no_of_words] => 50117
[patent_no_of_claims] => 41
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 395
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/151/05151984.pdf
[firstpage_image] =>[orig_patent_app_number] => 631186
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/631186 | Block diagram simulator using a library for generation of a computer program | Dec 19, 1990 | Issued |
Array
(
[id] => 2742890
[patent_doc_number] => 05077659
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-12-31
[patent_title] => 'Data processor employing the same microprograms for data having different bit lengths'
[patent_app_type] => 1
[patent_app_number] => 7/631191
[patent_app_country] => US
[patent_app_date] => 1990-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 3386
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 398
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/077/05077659.pdf
[firstpage_image] =>[orig_patent_app_number] => 631191
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/631191 | Data processor employing the same microprograms for data having different bit lengths | Dec 19, 1990 | Issued |
Array
(
[id] => 2817269
[patent_doc_number] => 05146589
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-09-08
[patent_title] => 'Refresh control for dynamic memory in multiple processor system'
[patent_app_type] => 1
[patent_app_number] => 7/629698
[patent_app_country] => US
[patent_app_date] => 1990-12-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 23
[patent_no_of_words] => 20163
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/146/05146589.pdf
[firstpage_image] =>[orig_patent_app_number] => 629698
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/629698 | Refresh control for dynamic memory in multiple processor system | Dec 16, 1990 | Issued |
| 07/626362 | PROCESSOR CHIP FOR PARALLEL PROCESSING SYSTEM | Dec 11, 1990 | Abandoned |
Array
(
[id] => 2899822
[patent_doc_number] => 05214782
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-05-25
[patent_title] => 'Power supply monitor for personal computer'
[patent_app_type] => 1
[patent_app_number] => 7/624584
[patent_app_country] => US
[patent_app_date] => 1990-12-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 1
[patent_no_of_words] => 1139
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 224
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/214/05214782.pdf
[firstpage_image] =>[orig_patent_app_number] => 624584
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/624584 | Power supply monitor for personal computer | Dec 9, 1990 | Issued |