| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 2946690
[patent_doc_number] => 05197136
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-03-23
[patent_title] => 'Processing system for branch instruction'
[patent_app_type] => 1
[patent_app_number] => 7/614680
[patent_app_country] => US
[patent_app_date] => 1990-11-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 10
[patent_no_of_words] => 7427
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 276
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/197/05197136.pdf
[firstpage_image] =>[orig_patent_app_number] => 614680
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/614680 | Processing system for branch instruction | Nov 18, 1990 | Issued |
Array
(
[id] => 2928243
[patent_doc_number] => 05179709
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-01-12
[patent_title] => 'Look ahead bus transfer request'
[patent_app_type] => 1
[patent_app_number] => 7/611380
[patent_app_country] => US
[patent_app_date] => 1990-11-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 2878
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/179/05179709.pdf
[firstpage_image] =>[orig_patent_app_number] => 611380
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/611380 | Look ahead bus transfer request | Nov 13, 1990 | Issued |
Array
(
[id] => 2818212
[patent_doc_number] => 05148532
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-09-15
[patent_title] => 'Pipeline processor with prefetch circuit'
[patent_app_type] => 1
[patent_app_number] => 7/611484
[patent_app_country] => US
[patent_app_date] => 1990-11-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 10
[patent_no_of_words] => 5245
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 216
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/148/05148532.pdf
[firstpage_image] =>[orig_patent_app_number] => 611484
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/611484 | Pipeline processor with prefetch circuit | Nov 6, 1990 | Issued |
Array
(
[id] => 3007335
[patent_doc_number] => 05367649
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-11-22
[patent_title] => 'Programmable controller'
[patent_app_type] => 1
[patent_app_number] => 7/609123
[patent_app_country] => US
[patent_app_date] => 1990-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 4028
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 217
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/367/05367649.pdf
[firstpage_image] =>[orig_patent_app_number] => 609123
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/609123 | Programmable controller | Oct 30, 1990 | Issued |
Array
(
[id] => 2968536
[patent_doc_number] => 05243698
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-09-07
[patent_title] => 'Microcomputer'
[patent_app_type] => 1
[patent_app_number] => 7/606064
[patent_app_country] => US
[patent_app_date] => 1990-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 23
[patent_no_of_words] => 21901
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 173
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/243/05243698.pdf
[firstpage_image] =>[orig_patent_app_number] => 606064
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/606064 | Microcomputer | Oct 29, 1990 | Issued |
| 07/605556 | APPARATUS FOR INCREASING THE NUMBER OF REGISTERS AVAILABLE IN A COMPUTER PROCESSOR | Oct 28, 1990 | Abandoned |
| 07/603000 | DATA PROCESSING CONTROL OF SECOND-LEVEL QUEST VIRTUAL MACHINES WITHOUT HOST INTERVENTION | Oct 23, 1990 | Abandoned |
Array
(
[id] => 2817647
[patent_doc_number] => 05146608
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-09-08
[patent_title] => 'Parallel processor array system controlled in response to composition status signal'
[patent_app_type] => 1
[patent_app_number] => 7/602441
[patent_app_country] => US
[patent_app_date] => 1990-10-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 20
[patent_no_of_words] => 26233
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 191
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/146/05146608.pdf
[firstpage_image] =>[orig_patent_app_number] => 602441
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/602441 | Parallel processor array system controlled in response to composition status signal | Oct 22, 1990 | Issued |
Array
(
[id] => 3077926
[patent_doc_number] => 05295248
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-03-15
[patent_title] => 'Branch control circuit'
[patent_app_type] => 1
[patent_app_number] => 7/597319
[patent_app_country] => US
[patent_app_date] => 1990-10-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 11
[patent_no_of_words] => 3258
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 232
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/295/05295248.pdf
[firstpage_image] =>[orig_patent_app_number] => 597319
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/597319 | Branch control circuit | Oct 14, 1990 | Issued |
Array
(
[id] => 3120295
[patent_doc_number] => 05418916
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-05-23
[patent_title] => 'Central processing unit checkpoint retry for store-in and store-through cache systems'
[patent_app_type] => 1
[patent_app_number] => 7/592624
[patent_app_country] => US
[patent_app_date] => 1990-10-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 12
[patent_no_of_words] => 10768
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 225
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/418/05418916.pdf
[firstpage_image] =>[orig_patent_app_number] => 592624
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/592624 | Central processing unit checkpoint retry for store-in and store-through cache systems | Oct 3, 1990 | Issued |
Array
(
[id] => 3067393
[patent_doc_number] => 05345579
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-09-06
[patent_title] => 'Approximate MVA solution system and method for user classes with a known throughput rate'
[patent_app_type] => 1
[patent_app_number] => 7/591980
[patent_app_country] => US
[patent_app_date] => 1990-10-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 6743
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 279
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/345/05345579.pdf
[firstpage_image] =>[orig_patent_app_number] => 591980
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/591980 | Approximate MVA solution system and method for user classes with a known throughput rate | Sep 30, 1990 | Issued |
| 07/589505 | INFORMATION PROCESS SYSTEM | Sep 27, 1990 | Abandoned |
| 07/587345 | SONET SIGNAL GENERATING APPARATUS AND METHOD | Sep 23, 1990 | Abandoned |
Array
(
[id] => 3032355
[patent_doc_number] => 05303343
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-04-12
[patent_title] => 'Multi-medium store-and-forward exchange apparatus and method of controlling the apparatus'
[patent_app_type] => 1
[patent_app_number] => 7/585705
[patent_app_country] => US
[patent_app_date] => 1990-09-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 14
[patent_no_of_words] => 6765
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 194
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/303/05303343.pdf
[firstpage_image] =>[orig_patent_app_number] => 585705
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/585705 | Multi-medium store-and-forward exchange apparatus and method of controlling the apparatus | Sep 19, 1990 | Issued |
| 07/585026 | METHOD OF PROGRAM MANAGEMENT FOR MULTIPLE COMPUTER SYSTEM | Sep 18, 1990 | Abandoned |
| 07/583508 | EVENT SIGNALLING SYSTEM AND METHOD FOR PROCESSOR SYSTEM HAVING CENTRAL MEMORY UNIT | Sep 16, 1990 | Abandoned |
Array
(
[id] => 2872724
[patent_doc_number] => 05167027
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-11-24
[patent_title] => 'Apparatus and method for forming a sequencer link for a sequencer controlled by a micro-program'
[patent_app_type] => 1
[patent_app_number] => 7/581077
[patent_app_country] => US
[patent_app_date] => 1990-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3418
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 200
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/167/05167027.pdf
[firstpage_image] =>[orig_patent_app_number] => 581077
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/581077 | Apparatus and method for forming a sequencer link for a sequencer controlled by a micro-program | Sep 9, 1990 | Issued |
Array
(
[id] => 2952200
[patent_doc_number] => 05261112
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-11-09
[patent_title] => 'Spelling check apparatus including simple and quick similar word retrieval operation'
[patent_app_type] => 1
[patent_app_number] => 7/574692
[patent_app_country] => US
[patent_app_date] => 1990-08-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 3513
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 162
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/261/05261112.pdf
[firstpage_image] =>[orig_patent_app_number] => 574692
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/574692 | Spelling check apparatus including simple and quick similar word retrieval operation | Aug 27, 1990 | Issued |
Array
(
[id] => 2856955
[patent_doc_number] => 05107418
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-04-21
[patent_title] => 'Method for representing scalar data dependences for an optimizing compiler'
[patent_app_type] => 1
[patent_app_number] => 7/571503
[patent_app_country] => US
[patent_app_date] => 1990-08-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 6
[patent_no_of_words] => 4307
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 164
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/107/05107418.pdf
[firstpage_image] =>[orig_patent_app_number] => 571503
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/571503 | Method for representing scalar data dependences for an optimizing compiler | Aug 22, 1990 | Issued |
| 07/571500 | METHOD FOR OPTIMIZING INSTRUCTION SCHEDULING FOR A PROCESSOR HAVING MULTIPLE FUNCTIONAL RESOURCES | Aug 22, 1990 | Abandoned |