Raj R. Gupta

Array ( [id] => 2557954 [patent_doc_number] => 04811278 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-03-07 [patent_title] => 'Secondary storage facility employing serial communications between drive and controller' [patent_app_type] => 1 [patent_app_number] => 6/944955 [patent_app_country] => US [patent_app_date] => 1987-03-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 41 [patent_figures_cnt] => 62 [patent_no_of_words] => 12870 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 187 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/811/04811278.pdf [firstpage_image] =>[orig_patent_app_number] => 944955 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2501985 [patent_doc_number] => 04825406 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-04-25 [patent_title] => 'Secondary storage facility employing serial communications between drive and controller' [patent_app_type] => 1 [patent_app_number] => 6/946891 [patent_app_country] => US [patent_app_date] => 1987-03-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 41 [patent_figures_cnt] => 62 [patent_no_of_words] => 12876 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 346 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/825/04825406.pdf [firstpage_image] =>[orig_patent_app_number] => 946891 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2557974 [patent_doc_number] => 04811279 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-03-07 [patent_title] => 'Secondary storage facility employing serial communications between drive and controller' [patent_app_type] => 1 [patent_app_number] => 7/058591 [patent_app_country] => US [patent_app_date] => 1987-03-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 41 [patent_figures_cnt] => 62 [patent_no_of_words] => 12763 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 475 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/811/04811279.pdf [firstpage_image] =>[orig_patent_app_number] => 058591 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2554862 [patent_doc_number] => 04805096 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-02-14 [patent_title] => 'Interrupt system' [patent_app_type] => 1 [patent_app_number] => 7/022435 [patent_app_country] => US [patent_app_date] => 1987-03-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 9340 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 482 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/805/04805096.pdf [firstpage_image] =>[orig_patent_app_number] => 022435 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2534527 [patent_doc_number] => 04797806 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-01-10 [patent_title] => 'High speed serial pixel neighborhood processor and method' [patent_app_type] => 1 [patent_app_number] => 7/016230 [patent_app_country] => US [patent_app_date] => 1987-02-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 12 [patent_no_of_words] => 6578 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 354 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/797/04797806.pdf [firstpage_image] =>[orig_patent_app_number] => 016230 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2461121 [patent_doc_number] => 04766536 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-08-23 [patent_title] => 'Computer bus apparatus with distributed arbitration' [patent_app_type] => 1 [patent_app_number] => 7/015114 [patent_app_country] => US [patent_app_date] => 1987-02-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 19 [patent_no_of_words] => 10848 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 473 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/766/04766536.pdf [firstpage_image] =>[orig_patent_app_number] => 015114 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2560622 [patent_doc_number] => 04807109 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-02-21 [patent_title] => 'High speed synchronous/asynchronous local bus and data transfer method' [patent_app_type] => 1 [patent_app_number] => 7/006353 [patent_app_country] => US [patent_app_date] => 1987-01-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 24 [patent_figures_cnt] => 26 [patent_no_of_words] => 9668 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 254 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/807/04807109.pdf [firstpage_image] =>[orig_patent_app_number] => 006353 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2387858 [patent_doc_number] => 04752870 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-06-21 [patent_title] => 'Decentralized information processing system and initial program loading method therefor' [patent_app_type] => 1 [patent_app_number] => 7/004774 [patent_app_country] => US [patent_app_date] => 1987-01-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 3638 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 168 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/752/04752870.pdf [firstpage_image] =>[orig_patent_app_number] => 004774 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2497255 [patent_doc_number] => 04802086 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-01-31 [patent_title] => 'FINUFO cache replacement method and apparatus' [patent_app_type] => 1 [patent_app_number] => 7/002335 [patent_app_country] => US [patent_app_date] => 1987-01-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4656 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 262 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/802/04802086.pdf [firstpage_image] =>[orig_patent_app_number] => 002335 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2485964 [patent_doc_number] => 04813013 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-03-14 [patent_title] => 'Schematic diagram generating system using library of general purpose interactively selectable graphic primitives to create special applications icons' [patent_app_type] => 1 [patent_app_number] => 6/945371 [patent_app_country] => US [patent_app_date] => 1986-12-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 16 [patent_no_of_words] => 11168 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 206 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/813/04813013.pdf [firstpage_image] =>[orig_patent_app_number] => 945371 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2635320 [patent_doc_number] => 04967326 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-10-30 [patent_title] => 'Microcomputer building block' [patent_app_type] => 1 [patent_app_number] => 6/938380 [patent_app_country] => US [patent_app_date] => 1986-12-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 23 [patent_no_of_words] => 21694 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 167 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/967/04967326.pdf [firstpage_image] =>[orig_patent_app_number] => 938380 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2494580 [patent_doc_number] => 04821183 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-04-11 [patent_title] => 'A microsequencer circuit with plural microprogrom instruction counters' [patent_app_type] => 1 [patent_app_number] => 6/937772 [patent_app_country] => US [patent_app_date] => 1986-12-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2871 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 449 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/821/04821183.pdf [firstpage_image] =>[orig_patent_app_number] => 937772 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2450632 [patent_doc_number] => 04779190 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-10-18 [patent_title] => 'Communication bus interface' [patent_app_type] => 1 [patent_app_number] => 6/937638 [patent_app_country] => US [patent_app_date] => 1986-12-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 11 [patent_no_of_words] => 4552 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 429 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/779/04779190.pdf [firstpage_image] =>[orig_patent_app_number] => 937638 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2459809 [patent_doc_number] => 04733365 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-03-22 [patent_title] => 'Logic arithmetic circuit' [patent_app_type] => 1 [patent_app_number] => 6/933859 [patent_app_country] => US [patent_app_date] => 1986-11-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 15 [patent_no_of_words] => 8493 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 312 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/733/04733365.pdf [firstpage_image] =>[orig_patent_app_number] => 933859 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2523686 [patent_doc_number] => 04819151 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-04-04 [patent_title] => 'Microcomputer' [patent_app_type] => 1 [patent_app_number] => 6/931946 [patent_app_country] => US [patent_app_date] => 1986-11-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 23 [patent_no_of_words] => 21946 [patent_no_of_claims] => 41 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 211 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/819/04819151.pdf [firstpage_image] =>[orig_patent_app_number] => 931946 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2725253 [patent_doc_number] => 05008786 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-04-16 [patent_title] => 'Recoverable virtual memory having persistant objects' [patent_app_type] => 1 [patent_app_number] => 6/932813 [patent_app_country] => US [patent_app_date] => 1986-11-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 10 [patent_no_of_words] => 11586 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 185 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/008/05008786.pdf [firstpage_image] =>[orig_patent_app_number] => 932813 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2422263 [patent_doc_number] => 04736287 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-04-05 [patent_title] => 'Set association memory system' [patent_app_type] => 1 [patent_app_number] => 6/930861 [patent_app_country] => US [patent_app_date] => 1986-11-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 3616 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 44 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/736/04736287.pdf [firstpage_image] =>[orig_patent_app_number] => 930861 [rel_patent_id] =>[rel_patent_doc_number] =>)