Raj R. Gupta

Array ( [id] => 2431664 [patent_doc_number] => 04763249 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-08-09 [patent_title] => 'Bus device for use in a computer system having a synchronous bus' [patent_app_type] => 1 [patent_app_number] => 6/924578 [patent_app_country] => US [patent_app_date] => 1986-10-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 31 [patent_no_of_words] => 14252 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 317 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/763/04763249.pdf [firstpage_image] =>[orig_patent_app_number] => 924578 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2521112 [patent_doc_number] => 04841478 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-06-20 [patent_title] => 'Document processor' [patent_app_type] => 1 [patent_app_number] => 6/923089 [patent_app_country] => US [patent_app_date] => 1986-10-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 1924 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 137 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/841/04841478.pdf [firstpage_image] =>[orig_patent_app_number] => 923089 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2396205 [patent_doc_number] => 04777591 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-10-11 [patent_title] => 'Microprocessor with integrated CPU, RAM, timer, and bus arbiter for data communications systems' [patent_app_type] => 1 [patent_app_number] => 6/922362 [patent_app_country] => US [patent_app_date] => 1986-10-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 25 [patent_no_of_words] => 22339 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 261 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/777/04777591.pdf [firstpage_image] =>[orig_patent_app_number] => 922362 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2450971 [patent_doc_number] => 04722046 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-01-26 [patent_title] => 'Cache storage priority' [patent_app_type] => 1 [patent_app_number] => 6/920803 [patent_app_country] => US [patent_app_date] => 1986-10-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 7717 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 414 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/722/04722046.pdf [firstpage_image] =>[orig_patent_app_number] => 920803 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2452366 [patent_doc_number] => 04751671 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-06-14 [patent_title] => 'Size configurable data storage system' [patent_app_type] => 1 [patent_app_number] => 6/919795 [patent_app_country] => US [patent_app_date] => 1986-10-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 6160 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 217 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/751/04751671.pdf [firstpage_image] =>[orig_patent_app_number] => 919795 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2452451 [patent_doc_number] => 04750108 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-06-07 [patent_title] => 'Data processor unit comprising a control section which comprises an address generator for generating addresses which are composed of characteristic address portions' [patent_app_type] => 1 [patent_app_number] => 6/918681 [patent_app_country] => US [patent_app_date] => 1986-10-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 8 [patent_no_of_words] => 7201 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 300 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/750/04750108.pdf [firstpage_image] =>[orig_patent_app_number] => 918681 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2401483 [patent_doc_number] => 04769768 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-09-06 [patent_title] => 'Method and apparatus for requesting service of interrupts by selected number of processors' [patent_app_type] => 1 [patent_app_number] => 6/917319 [patent_app_country] => US [patent_app_date] => 1986-10-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 32 [patent_no_of_words] => 14354 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 272 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/769/04769768.pdf [firstpage_image] =>[orig_patent_app_number] => 917319 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2423268 [patent_doc_number] => 04736338 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-04-05 [patent_title] => 'Programmable look up system' [patent_app_type] => 1 [patent_app_number] => 6/916128 [patent_app_country] => US [patent_app_date] => 1986-10-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 6 [patent_no_of_words] => 2528 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 202 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/736/04736338.pdf [firstpage_image] =>[orig_patent_app_number] => 916128 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2397558 [patent_doc_number] => 04794558 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-12-27 [patent_title] => 'Microprocessor having self-programmed eprom' [patent_app_type] => 1 [patent_app_number] => 6/912183 [patent_app_country] => US [patent_app_date] => 1986-09-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 27 [patent_no_of_words] => 9708 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 153 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/794/04794558.pdf [firstpage_image] =>[orig_patent_app_number] => 912183 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2391093 [patent_doc_number] => 04695944 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1987-09-22 [patent_title] => 'Computer system comprising a data, address and control signal bus which comprises a left bus and a right bus' [patent_app_type] => 1 [patent_app_number] => 6/910796 [patent_app_country] => US [patent_app_date] => 1986-09-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 7801 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 109 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/695/04695944.pdf [firstpage_image] =>[orig_patent_app_number] => 910796 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2757087 [patent_doc_number] => 05038281 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-08-06 [patent_title] => 'Acceleration of system interrupts between operating systems in guest-host relationship' [patent_app_type] => 1 [patent_app_number] => 6/909523 [patent_app_country] => US [patent_app_date] => 1986-09-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 10 [patent_no_of_words] => 4671 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 93 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/038/05038281.pdf [firstpage_image] =>[orig_patent_app_number] => 909523 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2421555 [patent_doc_number] => 04742452 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-05-03 [patent_title] => 'Computer system including address driven program interrupt system' [patent_app_type] => 1 [patent_app_number] => 6/904838 [patent_app_country] => US [patent_app_date] => 1986-09-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 1581 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 308 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/742/04742452.pdf [firstpage_image] =>[orig_patent_app_number] => 904838 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2421417 [patent_doc_number] => 04787032 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-11-22 [patent_title] => 'Priority arbitration circuit for processor access' [patent_app_type] => 1 [patent_app_number] => 6/905075 [patent_app_country] => US [patent_app_date] => 1986-09-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 9 [patent_no_of_words] => 15005 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 202 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/787/04787032.pdf [firstpage_image] =>[orig_patent_app_number] => 905075 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2551579 [patent_doc_number] => 04827410 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-05-02 [patent_title] => 'Computer system user interface' [patent_app_type] => 1 [patent_app_number] => 6/887316 [patent_app_country] => US [patent_app_date] => 1986-07-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 3690 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 104 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/827/04827410.pdf [firstpage_image] =>[orig_patent_app_number] => 887316 [rel_patent_id] =>[rel_patent_doc_number] =>)