| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 2551579
[patent_doc_number] => 04827410
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-05-02
[patent_title] => 'Computer system user interface'
[patent_app_type] => 1
[patent_app_number] => 6/887316
[patent_app_country] => US
[patent_app_date] => 1986-07-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 5
[patent_no_of_words] => 3690
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/827/04827410.pdf
[firstpage_image] =>[orig_patent_app_number] => 887316
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/887316 | Computer system user interface | Jul 20, 1986 | Issued |
| 06/882793 | VIRTUAL BIT MAP PROCESSOR | Jul 6, 1986 | Abandoned |
| 06/880222 | METHOD AND APPARATUS FOR SHARING INFORMATION BETWEEN A PLURALITY OF PROCESSING UNITS | Jun 29, 1986 | Abandoned |
Array
(
[id] => 2566531
[patent_doc_number] => 04816992
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-03-28
[patent_title] => 'Method of operating a data processing system in response to an interrupt'
[patent_app_type] => 1
[patent_app_number] => 6/877763
[patent_app_country] => US
[patent_app_date] => 1986-06-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 3390
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 510
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/816/04816992.pdf
[firstpage_image] =>[orig_patent_app_number] => 877763
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/877763 | Method of operating a data processing system in response to an interrupt | Jun 23, 1986 | Issued |
| 06/869982 | METHOD OF PROGRAM MANAGEMENT FOR MULTIPLE COMPUTER SYSTEM | Jun 2, 1986 | Abandoned |
| 06/868128 | METHOD AND APPARATUS FOR GIVING IDENTITY TO, AND SELECTING ONE OF A PLURALITY OF FUNCTION UNITS | May 27, 1986 | Abandoned |
Array
(
[id] => 2668017
[patent_doc_number] => 04979145
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-12-18
[patent_title] => 'Structure and method for improving high speed data rate in a DRAM'
[patent_app_type] => 1
[patent_app_number] => 6/858326
[patent_app_country] => US
[patent_app_date] => 1986-05-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 4957
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/979/04979145.pdf
[firstpage_image] =>[orig_patent_app_number] => 858326
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/858326 | Structure and method for improving high speed data rate in a DRAM | Apr 30, 1986 | Issued |
Array
(
[id] => 2551467
[patent_doc_number] => 04827404
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-05-02
[patent_title] => 'Method and system for computer programming'
[patent_app_type] => 1
[patent_app_number] => 6/851603
[patent_app_country] => US
[patent_app_date] => 1986-04-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 11
[patent_no_of_words] => 10410
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/827/04827404.pdf
[firstpage_image] =>[orig_patent_app_number] => 851603
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/851603 | Method and system for computer programming | Apr 13, 1986 | Issued |
| 06/851061 | MICROPROCESSOR CONTROL SYSTEM HAVING EXPANDED INTERRUPT CAPABILITIES | Apr 10, 1986 | Abandoned |
| 06/850535 | ENHANCED CPU MICROBRANCHING ARCHITECTURE | Apr 10, 1986 | Abandoned |
Array
(
[id] => 2451837
[patent_doc_number] => 04757446
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1988-07-12
[patent_title] => 'High-speed link for connecting peer systems'
[patent_app_type] => 1
[patent_app_number] => 6/847086
[patent_app_country] => US
[patent_app_date] => 1986-04-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 9428
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 363
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/757/04757446.pdf
[firstpage_image] =>[orig_patent_app_number] => 847086
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/847086 | High-speed link for connecting peer systems | Mar 31, 1986 | Issued |
Array
(
[id] => 2569202
[patent_doc_number] => 04837681
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-06-06
[patent_title] => 'Instruction sequencer branch mechanism'
[patent_app_type] => 1
[patent_app_number] => 6/839742
[patent_app_country] => US
[patent_app_date] => 1986-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 4095
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 24
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/837/04837681.pdf
[firstpage_image] =>[orig_patent_app_number] => 839742
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/839742 | Instruction sequencer branch mechanism | Mar 12, 1986 | Issued |
Array
(
[id] => 2526786
[patent_doc_number] => 04870572
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-09-26
[patent_title] => 'Multi-processor system'
[patent_app_type] => 1
[patent_app_number] => 6/839692
[patent_app_country] => US
[patent_app_date] => 1986-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2855
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 170
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/870/04870572.pdf
[firstpage_image] =>[orig_patent_app_number] => 839692
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/839692 | Multi-processor system | Mar 12, 1986 | Issued |
Array
(
[id] => 2752295
[patent_doc_number] => 05029073
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-07-02
[patent_title] => 'Method for fast establishing a co-processor to memory linkage by main processor'
[patent_app_type] => 1
[patent_app_number] => 6/836820
[patent_app_country] => US
[patent_app_date] => 1986-03-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 17
[patent_no_of_words] => 3083
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 140
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/029/05029073.pdf
[firstpage_image] =>[orig_patent_app_number] => 836820
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/836820 | Method for fast establishing a co-processor to memory linkage by main processor | Mar 5, 1986 | Issued |
| 06/837669 | APPARATUS AND METHOD FOR FORMING A SEQUENCER LINK FOR A SEQUENCER CONTROLLED BY A MICROPROGRAM | Mar 3, 1986 | Abandoned |
Array
(
[id] => 2646373
[patent_doc_number] => 04914578
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-04-03
[patent_title] => 'Method and apparatus for interrupting a coprocessor'
[patent_app_type] => 1
[patent_app_number] => 6/825682
[patent_app_country] => US
[patent_app_date] => 1986-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 21
[patent_no_of_words] => 13933
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/914/04914578.pdf
[firstpage_image] =>[orig_patent_app_number] => 825682
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/825682 | Method and apparatus for interrupting a coprocessor | Jan 30, 1986 | Issued |
| 06/823774 | APPARATUS AND METHOD FOR PROVIDING A SETTLING TIME CYCLE FOR A SYSTEM BUS IN A DATA PROCESSING SYSTEM | Jan 28, 1986 | Abandoned |
| 06/823121 | SECONDARY STORAGE FACILITY EMPLOYING SERIAL COMMUNICATIONS BETWEEN DRIVE AND CONTROLLER | Jan 23, 1986 | Abandoned |
Array
(
[id] => 2334562
[patent_doc_number] => 04672532
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1987-06-09
[patent_title] => 'Software/hardware integration control system'
[patent_app_type] => 1
[patent_app_number] => 6/817770
[patent_app_country] => US
[patent_app_date] => 1986-01-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 4169
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/672/04672532.pdf
[firstpage_image] =>[orig_patent_app_number] => 817770
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/817770 | Software/hardware integration control system | Jan 8, 1986 | Issued |
Array
(
[id] => 2455863
[patent_doc_number] => 04723205
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1988-02-02
[patent_title] => 'Micro computer system'
[patent_app_type] => 1
[patent_app_number] => 6/814076
[patent_app_country] => US
[patent_app_date] => 1985-12-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 4185
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 248
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/723/04723205.pdf
[firstpage_image] =>[orig_patent_app_number] => 814076
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/814076 | Micro computer system | Dec 22, 1985 | Issued |