Raj R. Gupta

Array ( [id] => 2339865 [patent_doc_number] => 04701842 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1987-10-20 [patent_title] => 'Method and apparatus for avoiding excessive delay in a pipelined processor during the execution of a microbranch instruction' [patent_app_type] => 1 [patent_app_number] => 6/784073 [patent_app_country] => US [patent_app_date] => 1985-10-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 4118 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 154 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/701/04701842.pdf [firstpage_image] =>[orig_patent_app_number] => 784073 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2331161 [patent_doc_number] => 04636943 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1987-01-13 [patent_title] => 'Enhanced CPU microbranching architecture' [patent_app_type] => 1 [patent_app_number] => 6/774564 [patent_app_country] => US [patent_app_date] => 1985-09-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 5243 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 174 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/636/04636943.pdf [firstpage_image] =>[orig_patent_app_number] => 774564 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2251966 [patent_doc_number] => 04633432 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1986-12-30 [patent_title] => 'System for transferring document data to non-volatile memory in a word processing apparatus' [patent_app_type] => 1 [patent_app_number] => 6/767066 [patent_app_country] => US [patent_app_date] => 1985-08-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 3122 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 257 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/633/04633432.pdf [firstpage_image] =>[orig_patent_app_number] => 767066 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2355552 [patent_doc_number] => 04692896 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1987-09-08 [patent_title] => 'Method of processing a plurality of code systems' [patent_app_type] => 1 [patent_app_number] => 6/752853 [patent_app_country] => US [patent_app_date] => 1985-07-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 20 [patent_no_of_words] => 7026 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 186 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/692/04692896.pdf [firstpage_image] =>[orig_patent_app_number] => 752853 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2389539 [patent_doc_number] => 04783734 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-11-08 [patent_title] => 'Computer system with variable length process to process communication' [patent_app_type] => 1 [patent_app_number] => 6/756431 [patent_app_country] => US [patent_app_date] => 1985-07-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 23 [patent_figures_cnt] => 49 [patent_no_of_words] => 24044 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 343 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/783/04783734.pdf [firstpage_image] =>[orig_patent_app_number] => 756431 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2450614 [patent_doc_number] => 04779189 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-10-18 [patent_title] => 'Peripheral subsystem initialization method and apparatus' [patent_app_type] => 1 [patent_app_number] => 6/749898 [patent_app_country] => US [patent_app_date] => 1985-06-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 12 [patent_no_of_words] => 9859 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 290 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/779/04779189.pdf [firstpage_image] =>[orig_patent_app_number] => 749898 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2423358 [patent_doc_number] => 04747045 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-05-24 [patent_title] => 'Information processing apparatus having an instruction prefetch circuit' [patent_app_type] => 1 [patent_app_number] => 6/749143 [patent_app_country] => US [patent_app_date] => 1985-06-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 5143 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 196 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/747/04747045.pdf [firstpage_image] =>[orig_patent_app_number] => 749143 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2363350 [patent_doc_number] => 04683534 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1987-07-28 [patent_title] => 'Method and apparatus for interfacing buses of different sizes' [patent_app_type] => 1 [patent_app_number] => 6/745477 [patent_app_country] => US [patent_app_date] => 1985-06-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 2098 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 140 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/683/04683534.pdf [firstpage_image] =>[orig_patent_app_number] => 745477 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2396186 [patent_doc_number] => 04777590 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-10-11 [patent_title] => 'Portable computer' [patent_app_type] => 1 [patent_app_number] => 6/738671 [patent_app_country] => US [patent_app_date] => 1985-05-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 27 [patent_figures_cnt] => 28 [patent_no_of_words] => 13083 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 121 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/777/04777590.pdf [firstpage_image] =>[orig_patent_app_number] => 738671 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2358694 [patent_doc_number] => 04714994 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1987-12-22 [patent_title] => 'Instruction prefetch buffer control' [patent_app_type] => 1 [patent_app_number] => 6/728724 [patent_app_country] => US [patent_app_date] => 1985-04-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 5685 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 246 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/714/04714994.pdf [firstpage_image] =>[orig_patent_app_number] => 728724 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2451008 [patent_doc_number] => 04722048 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-01-26 [patent_title] => 'Microcomputer system with independent operating systems' [patent_app_type] => 1 [patent_app_number] => 6/719771 [patent_app_country] => US [patent_app_date] => 1985-04-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 4278 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 248 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/722/04722048.pdf [firstpage_image] =>[orig_patent_app_number] => 719771 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2395836 [patent_doc_number] => 04764862 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-08-16 [patent_title] => 'Resilient bus system' [patent_app_type] => 1 [patent_app_number] => 6/717201 [patent_app_country] => US [patent_app_date] => 1985-03-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 14 [patent_no_of_words] => 8732 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 370 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/764/04764862.pdf [firstpage_image] =>[orig_patent_app_number] => 717201 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2328445 [patent_doc_number] => 04670856 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1987-06-02 [patent_title] => 'Data storage apparatus' [patent_app_type] => 1 [patent_app_number] => 6/709290 [patent_app_country] => US [patent_app_date] => 1985-03-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 21 [patent_no_of_words] => 8898 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 328 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/670/04670856.pdf [firstpage_image] =>[orig_patent_app_number] => 709290 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2527254 [patent_doc_number] => 04864491 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-09-05 [patent_title] => 'Memory device' [patent_app_type] => 1 [patent_app_number] => 6/708504 [patent_app_country] => US [patent_app_date] => 1985-03-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 4494 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 347 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/864/04864491.pdf [firstpage_image] =>[orig_patent_app_number] => 708504 [rel_patent_id] =>[rel_patent_doc_number] =>)