Raj R. Gupta

Array ( [id] => 2209546 [patent_doc_number] => 04545013 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1985-10-01 [patent_title] => 'Enhanced communications network testing and control system' [patent_app_type] => 1 [patent_app_number] => 6/336296 [patent_app_country] => US [patent_app_date] => 1981-12-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 24 [patent_no_of_words] => 18434 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 284 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/545/04545013.pdf [firstpage_image] =>[orig_patent_app_number] => 336296 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2203680 [patent_doc_number] => 04503514 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1985-03-05 [patent_title] => 'Compact high speed hashed array for dictionary storage and lookup' [patent_app_type] => 1 [patent_app_number] => 6/335478 [patent_app_country] => US [patent_app_date] => 1981-12-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 3636 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 273 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/503/04503514.pdf [firstpage_image] =>[orig_patent_app_number] => 335478 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2021600 [patent_doc_number] => 04400778 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1983-08-23 [patent_title] => 'Large-volume, high-speed data processor' [patent_app_type] => 1 [patent_app_number] => 6/328038 [patent_app_country] => US [patent_app_date] => 1981-12-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 8 [patent_no_of_words] => 14394 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 281 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/400/04400778.pdf [firstpage_image] =>[orig_patent_app_number] => 328038 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2021090 [patent_doc_number] => 04371932 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1983-02-01 [patent_title] => 'I/O Controller for transferring data between a host processor and multiple I/O units' [patent_app_type] => 1 [patent_app_number] => 6/325151 [patent_app_country] => US [patent_app_date] => 1981-11-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 24 [patent_no_of_words] => 22902 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 321 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/371/04371932.pdf [firstpage_image] =>[orig_patent_app_number] => 325151 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2056549 [patent_doc_number] => 04417304 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1983-11-22 [patent_title] => 'Synchronous cycle steal mechanism for transferring data between a processor storage unit and a separate data handling unit' [patent_app_type] => 1 [patent_app_number] => 6/321132 [patent_app_country] => US [patent_app_date] => 1981-11-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 27 [patent_no_of_words] => 22682 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 232 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/417/04417304.pdf [firstpage_image] =>[orig_patent_app_number] => 321132 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2117141 [patent_doc_number] => 04485454 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1984-11-27 [patent_title] => 'Electronic document information filing system' [patent_app_type] => 1 [patent_app_number] => 6/317427 [patent_app_country] => US [patent_app_date] => 1981-11-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 4439 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 270 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/485/04485454.pdf [firstpage_image] =>[orig_patent_app_number] => 317427 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2025928 [patent_doc_number] => 04395758 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1983-07-26 [patent_title] => 'Accelerator processor for a data processing system' [patent_app_type] => 1 [patent_app_number] => 6/310826 [patent_app_country] => US [patent_app_date] => 1981-10-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 24 [patent_no_of_words] => 9487 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 424 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/395/04395758.pdf [firstpage_image] =>[orig_patent_app_number] => 310826 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2074841 [patent_doc_number] => 04479179 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1984-10-23 [patent_title] => 'Synchronous cycle steal mechanism for transferring data between a processor storage unit and a separate data handling unit' [patent_app_type] => 1 [patent_app_number] => 6/310010 [patent_app_country] => US [patent_app_date] => 1981-10-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 27 [patent_no_of_words] => 22004 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 261 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/479/04479179.pdf [firstpage_image] =>[orig_patent_app_number] => 310010 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2123171 [patent_doc_number] => 04449183 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1984-05-15 [patent_title] => 'Arbitration scheme for a multiported shared functional device for use in multiprocessing systems' [patent_app_type] => 1 [patent_app_number] => 6/310825 [patent_app_country] => US [patent_app_date] => 1981-10-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 5057 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 364 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/449/04449183.pdf [firstpage_image] =>[orig_patent_app_number] => 310825 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1934148 [patent_doc_number] => 04351025 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1982-09-21 [patent_title] => 'Parallel digital computer architecture' [patent_app_type] => 1 [patent_app_number] => 6/304125 [patent_app_country] => US [patent_app_date] => 1981-09-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 6156 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 36 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/351/04351025.pdf [firstpage_image] =>[orig_patent_app_number] => 304125 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2163682 [patent_doc_number] => 04521848 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1985-06-04 [patent_title] => 'Intersystem fault detection and bus cycle completion logic system' [patent_app_type] => 1 [patent_app_number] => 6/296931 [patent_app_country] => US [patent_app_date] => 1981-08-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 74 [patent_figures_cnt] => 42 [patent_no_of_words] => 65612 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 217 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/521/04521848.pdf [firstpage_image] =>[orig_patent_app_number] => 296931 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2116964 [patent_doc_number] => 04485436 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1984-11-27 [patent_title] => 'System for selecting interfaces on a priority basis' [patent_app_type] => 1 [patent_app_number] => 6/295182 [patent_app_country] => US [patent_app_date] => 1981-08-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3343 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 89 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/485/04485436.pdf [firstpage_image] =>[orig_patent_app_number] => 295182 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2084492 [patent_doc_number] => 04447878 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1984-05-08 [patent_title] => 'Apparatus and method for providing byte and word compatible information transfers' [patent_app_type] => 1 [patent_app_number] => 6/291450 [patent_app_country] => US [patent_app_date] => 1981-08-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 9 [patent_no_of_words] => 2964 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 150 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/447/04447878.pdf [firstpage_image] =>[orig_patent_app_number] => 291450 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2108838 [patent_doc_number] => 04484303 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1984-11-20 [patent_title] => 'Programmable controller' [patent_app_type] => 1 [patent_app_number] => 6/284955 [patent_app_country] => US [patent_app_date] => 1981-07-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 25 [patent_figures_cnt] => 27 [patent_no_of_words] => 16097 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 355 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/484/04484303.pdf [firstpage_image] =>[orig_patent_app_number] => 284955 [rel_patent_id] =>[rel_patent_doc_number] =>)