Raj R. Gupta

Array ( [id] => 2426419 [patent_doc_number] => 04748559 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-05-31 [patent_title] => 'Apparatus for reducing power consumed by a static microprocessor' [patent_app_type] => 1 [patent_app_number] => 6/065293 [patent_app_country] => US [patent_app_date] => 1979-08-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 5133 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 242 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/748/04748559.pdf [firstpage_image] =>[orig_patent_app_number] => 065293 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1914507 [patent_doc_number] => 04300195 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1981-11-10 [patent_title] => 'CMOS Microprocessor architecture' [patent_app_type] => 1 [patent_app_number] => 6/065294 [patent_app_country] => US [patent_app_date] => 1979-08-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4513 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 425 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/300/04300195.pdf [firstpage_image] =>[orig_patent_app_number] => 065294 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2457517 [patent_doc_number] => 04758945 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-07-19 [patent_title] => 'Method for reducing power consumed by a static microprocessor' [patent_app_type] => 1 [patent_app_number] => 6/065292 [patent_app_country] => US [patent_app_date] => 1979-08-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 5151 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 145 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/758/04758945.pdf [firstpage_image] =>[orig_patent_app_number] => 065292 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1997289 [patent_doc_number] => 04345316 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1982-08-17 [patent_title] => 'Shift arithmetic device' [patent_app_type] => 1 [patent_app_number] => 6/052948 [patent_app_country] => US [patent_app_date] => 1979-06-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 18 [patent_no_of_words] => 2519 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 248 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/345/04345316.pdf [firstpage_image] =>[orig_patent_app_number] => 052948 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1906805 [patent_doc_number] => 04307447 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1981-12-22 [patent_title] => 'Programmable controller' [patent_app_type] => 1 [patent_app_number] => 6/049895 [patent_app_country] => US [patent_app_date] => 1979-06-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 24 [patent_figures_cnt] => 24 [patent_no_of_words] => 16102 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 442 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/307/04307447.pdf [firstpage_image] =>[orig_patent_app_number] => 049895 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1920642 [patent_doc_number] => 04291374 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1981-09-22 [patent_title] => 'Mailing system' [patent_app_type] => 1 [patent_app_number] => 6/045791 [patent_app_country] => US [patent_app_date] => 1979-06-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 4392 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 200 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/291/04291374.pdf [firstpage_image] =>[orig_patent_app_number] => 045791 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2184757 [patent_doc_number] => 04509136 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1985-04-02 [patent_title] => 'Teller machine with preset abilities' [patent_app_type] => 1 [patent_app_number] => 6/044315 [patent_app_country] => US [patent_app_date] => 1979-05-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5487 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 132 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/509/04509136.pdf [firstpage_image] =>[orig_patent_app_number] => 044315 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1998360 [patent_doc_number] => 04380046 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1983-04-12 [patent_title] => 'Massively parallel processor computer' [patent_app_type] => 1 [patent_app_number] => 6/041143 [patent_app_country] => US [patent_app_date] => 1979-05-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 15 [patent_no_of_words] => 7690 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 145 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/380/04380046.pdf [firstpage_image] =>[orig_patent_app_number] => 041143 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1956638 [patent_doc_number] => 04317171 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1982-02-23 [patent_title] => 'LSI Microprocessor having an error processing circuit' [patent_app_type] => 1 [patent_app_number] => 6/037459 [patent_app_country] => US [patent_app_date] => 1979-05-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 17 [patent_no_of_words] => 5237 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 414 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/317/04317171.pdf [firstpage_image] =>[orig_patent_app_number] => 037459 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1976584 [patent_doc_number] => 04365291 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1982-12-21 [patent_title] => 'System for bidirectional transmission of interlocked signals' [patent_app_type] => 1 [patent_app_number] => 6/035861 [patent_app_country] => US [patent_app_date] => 1979-05-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 6553 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 726 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/365/04365291.pdf [firstpage_image] =>[orig_patent_app_number] => 035861 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1996065 [patent_doc_number] => 04318172 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1982-03-02 [patent_title] => 'Store data buffer control system' [patent_app_type] => 1 [patent_app_number] => 6/033449 [patent_app_country] => US [patent_app_date] => 1979-04-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 2518 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 238 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/318/04318172.pdf [firstpage_image] =>[orig_patent_app_number] => 033449 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2251985 [patent_doc_number] => 04633433 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1986-12-30 [patent_title] => 'Display system for displaying maps having two-dimensional roads' [patent_app_type] => 1 [patent_app_number] => 6/032628 [patent_app_country] => US [patent_app_date] => 1979-04-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 10 [patent_no_of_words] => 5112 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 100 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/633/04633433.pdf [firstpage_image] =>[orig_patent_app_number] => 032628 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2033215 [patent_doc_number] => 04377843 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1983-03-22 [patent_title] => 'Data distribution interface' [patent_app_type] => 1 [patent_app_number] => 6/031374 [patent_app_country] => US [patent_app_date] => 1979-04-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 9 [patent_no_of_words] => 12332 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 258 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/377/04377843.pdf [firstpage_image] =>[orig_patent_app_number] => 031374 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1916998 [patent_doc_number] => 04308590 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1981-12-29 [patent_title] => 'Method and apparatus for modifying addresses for the memory control of a one-chip microcomputer having an externally expandable memory' [patent_app_type] => 1 [patent_app_number] => 6/022702 [patent_app_country] => US [patent_app_date] => 1979-03-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 3351 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 250 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/308/04308590.pdf [firstpage_image] =>[orig_patent_app_number] => 022702 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1946072 [patent_doc_number] => 04314333 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1982-02-02 [patent_title] => 'Data processor' [patent_app_type] => 1 [patent_app_number] => 6/022353 [patent_app_country] => US [patent_app_date] => 1979-03-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 11 [patent_no_of_words] => 6116 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 527 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/314/04314333.pdf [firstpage_image] =>[orig_patent_app_number] => 022353 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2048908 [patent_doc_number] => 04387423 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1983-06-07 [patent_title] => 'Microprogrammed system having single microstep apparatus' [patent_app_type] => 1 [patent_app_number] => 6/012676 [patent_app_country] => US [patent_app_date] => 1979-02-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 73 [patent_figures_cnt] => 64 [patent_no_of_words] => 66564 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 251 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/387/04387423.pdf [firstpage_image] =>[orig_patent_app_number] => 012676 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1956618 [patent_doc_number] => 04317169 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1982-02-23 [patent_title] => 'Data processing system having centralized memory refresh' [patent_app_type] => 1 [patent_app_number] => 6/012081 [patent_app_country] => US [patent_app_date] => 1979-02-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 70 [patent_figures_cnt] => 60 [patent_no_of_words] => 61197 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 365 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/317/04317169.pdf [firstpage_image] =>[orig_patent_app_number] => 012081 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2071084 [patent_doc_number] => 04459665 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1984-07-10 [patent_title] => 'Data processing system having centralized bus priority resolution' [patent_app_type] => 1 [patent_app_number] => 6/008123 [patent_app_country] => US [patent_app_date] => 1979-01-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 66 [patent_figures_cnt] => 76 [patent_no_of_words] => 57349 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 326 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/459/04459665.pdf [firstpage_image] =>[orig_patent_app_number] => 008123 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1926531 [patent_doc_number] => 04298929 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1981-11-03 [patent_title] => 'Integrated multilevel storage hierarchy for a data processing system with improved channel to memory write capability' [patent_app_type] => 1 [patent_app_number] => 6/006980 [patent_app_country] => US [patent_app_date] => 1979-01-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 8 [patent_no_of_words] => 5878 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 511 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/298/04298929.pdf [firstpage_image] =>[orig_patent_app_number] => 006980 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1897196 [patent_doc_number] => 04282572 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1981-08-04 [patent_title] => 'Multiprocessor memory access system' [patent_app_type] => 1 [patent_app_number] => 6/003692 [patent_app_country] => US [patent_app_date] => 1979-01-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 5703 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 285 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/282/04282572.pdf [firstpage_image] =>[orig_patent_app_number] => 003692 [rel_patent_id] =>[rel_patent_doc_number] =>)