Ralf T Seifert

Array ( [id] => 185187 [patent_doc_number] => 07645645 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-01-12 [patent_title] => 'Electrically programmable fuse structures with terminal portions residing at different heights, and methods of fabrication thereof' [patent_app_type] => utility [patent_app_number] => 11/372334 [patent_app_country] => US [patent_app_date] => 2006-03-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 19 [patent_no_of_words] => 5675 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 193 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/645/07645645.pdf [firstpage_image] =>[orig_patent_app_number] => 11372334 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 112300 [patent_doc_number] => 07713787 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-05-11 [patent_title] => 'Mounted body and method for manufacturing the same' [patent_app_type] => utility [patent_app_number] => 11/911144 [patent_app_country] => US [patent_app_date] => 2006-02-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 39 [patent_no_of_words] => 10656 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 225 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/713/07713787.pdf [firstpage_image] =>[orig_patent_app_number] => 11911144 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 457408 [patent_doc_number] => 07244959 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2007-07-17 [patent_title] => 'Detection of electromagnetic radiation using micromechanical multiple quantum wells structures' [patent_app_type] => utility [patent_app_number] => 11/358933 [patent_app_country] => US [patent_app_date] => 2006-02-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 9 [patent_no_of_words] => 2894 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 121 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/244/07244959.pdf [firstpage_image] =>[orig_patent_app_number] => 11358933 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5617021 [patent_doc_number] => 20060186553 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-08-24 [patent_title] => 'Semiconductor device' [patent_app_type] => utility [patent_app_number] => 11/354124 [patent_app_country] => US [patent_app_date] => 2006-02-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 21 [patent_no_of_words] => 8565 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0186/20060186553.pdf [firstpage_image] =>[orig_patent_app_number] => 11354124 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 113926 [patent_doc_number] => 07714451 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-05-11 [patent_title] => 'Semiconductor package system with thermal die bonding' [patent_app_type] => utility [patent_app_number] => 11/307614 [patent_app_country] => US [patent_app_date] => 2006-02-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 12 [patent_no_of_words] => 3636 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 71 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/714/07714451.pdf [firstpage_image] =>[orig_patent_app_number] => 11307614 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5675557 [patent_doc_number] => 20060180912 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-08-17 [patent_title] => 'Stacked ball grid array package module utilizing one or more interposer layers' [patent_app_type] => utility [patent_app_number] => 11/350974 [patent_app_country] => US [patent_app_date] => 2006-02-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3205 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0180/20060180912.pdf [firstpage_image] =>[orig_patent_app_number] => 11350974 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 221370 [patent_doc_number] => 07608916 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-10-27 [patent_title] => 'Aluminum leadframes for semiconductor QFN/SON devices' [patent_app_type] => utility [patent_app_number] => 11/345754 [patent_app_country] => US [patent_app_date] => 2006-02-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 3789 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 57 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/608/07608916.pdf [firstpage_image] =>[orig_patent_app_number] => 11345754 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 55091 [patent_doc_number] => 07768136 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-08-03 [patent_title] => 'Sealed-by-resin type semiconductor device' [patent_app_type] => utility [patent_app_number] => 11/344084 [patent_app_country] => US [patent_app_date] => 2006-02-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 19 [patent_no_of_words] => 8151 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 130 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/768/07768136.pdf [firstpage_image] =>[orig_patent_app_number] => 11344084 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5175218 [patent_doc_number] => 20070176276 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-08-02 [patent_title] => 'Semiconductor die assembly' [patent_app_type] => utility [patent_app_number] => 11/344494 [patent_app_country] => US [patent_app_date] => 2006-02-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3060 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0176/20070176276.pdf [firstpage_image] =>[orig_patent_app_number] => 11344494 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 823989 [patent_doc_number] => 07405462 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-07-29 [patent_title] => 'FPGA architecture at conventional and submicron scales' [patent_app_type] => utility [patent_app_number] => 11/343304 [patent_app_country] => US [patent_app_date] => 2006-01-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 20 [patent_no_of_words] => 7473 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 146 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/405/07405462.pdf [firstpage_image] =>[orig_patent_app_number] => 11343304 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5178491 [patent_doc_number] => 20070179551 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-08-02 [patent_title] => 'Filtered electrical interconnect assembly' [patent_app_type] => utility [patent_app_number] => 11/343174 [patent_app_country] => US [patent_app_date] => 2006-01-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 2611 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0179/20070179551.pdf [firstpage_image] =>[orig_patent_app_number] => 11343174 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 169724 [patent_doc_number] => 07667333 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-02-23 [patent_title] => 'Stack of semiconductor chips' [patent_app_type] => utility [patent_app_number] => 11/341884 [patent_app_country] => US [patent_app_date] => 2006-01-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 3738 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 173 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/667/07667333.pdf [firstpage_image] =>[orig_patent_app_number] => 11341884 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5680920 [patent_doc_number] => 20060197187 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-09-07 [patent_title] => 'Semiconductor device and method for producing same' [patent_app_type] => utility [patent_app_number] => 11/342294 [patent_app_country] => US [patent_app_date] => 2006-01-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 12093 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0197/20060197187.pdf [firstpage_image] =>[orig_patent_app_number] => 11342294 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 322988 [patent_doc_number] => 07518221 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-04-14 [patent_title] => 'Apparatus and methods for packaging integrated circuit chips with antennas formed from package lead wires' [patent_app_type] => utility [patent_app_number] => 11/340934 [patent_app_country] => US [patent_app_date] => 2006-01-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 20 [patent_no_of_words] => 6409 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 132 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/518/07518221.pdf [firstpage_image] =>[orig_patent_app_number] => 11340934 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 152661 [patent_doc_number] => 07679108 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-03-16 [patent_title] => 'Semiconductor memory and fabrication method for the same' [patent_app_type] => utility [patent_app_number] => 11/339483 [patent_app_country] => US [patent_app_date] => 2006-01-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 27 [patent_no_of_words] => 14436 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 234 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/679/07679108.pdf [firstpage_image] =>[orig_patent_app_number] => 11339483 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5838314 [patent_doc_number] => 20060118972 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-06-08 [patent_title] => 'Integrated circuit chip having pass-through vias therein that extend between multiple integrated circuits on the chip' [patent_app_type] => utility [patent_app_number] => 11/339973 [patent_app_country] => US [patent_app_date] => 2006-01-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 1813 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0118/20060118972.pdf [firstpage_image] =>[orig_patent_app_number] => 11339973 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5909047 [patent_doc_number] => 20060125090 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-06-15 [patent_title] => 'Heat dissipation structure and method thereof' [patent_app_type] => utility [patent_app_number] => 11/338551 [patent_app_country] => US [patent_app_date] => 2006-01-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2577 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0125/20060125090.pdf [firstpage_image] =>[orig_patent_app_number] => 11338551 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5869133 [patent_doc_number] => 20060163750 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-07-27 [patent_title] => 'Semiconductor device and method for producing the same' [patent_app_type] => utility [patent_app_number] => 11/336853 [patent_app_country] => US [patent_app_date] => 2006-01-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2591 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0163/20060163750.pdf [firstpage_image] =>[orig_patent_app_number] => 11336853 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5049118 [patent_doc_number] => 20070029662 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-02-08 [patent_title] => 'Semiconductor device having termination circuit line' [patent_app_type] => utility [patent_app_number] => 11/335523 [patent_app_country] => US [patent_app_date] => 2006-01-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 3134 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0029/20070029662.pdf [firstpage_image] =>[orig_patent_app_number] => 11335523 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5157489 [patent_doc_number] => 20070170533 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-07-26 [patent_title] => 'Arrangements for an intergrated sensor' [patent_app_type] => utility [patent_app_number] => 11/335944 [patent_app_country] => US [patent_app_date] => 2006-01-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 11774 [patent_no_of_claims] => 60 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0170/20070170533.pdf [firstpage_image] =>[orig_patent_app_number] => 11335944 [rel_patent_id] =>[rel_patent_doc_number] =>)