Ralf T Seifert
Examiner (ID: 12518, Phone: (571)272-2657 , Office: P/2914 )
Most Active Art Unit | 2914 |
Art Unit(s) | 2902, 2914, 2904, 2900 |
Total Applications | 7831 |
Issued Applications | 7748 |
Pending Applications | 0 |
Abandoned Applications | 82 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 5838157
[patent_doc_number] => 20060118815
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-06-08
[patent_title] => 'Power semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 11/235474
[patent_app_country] => US
[patent_app_date] => 2005-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3388
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0118/20060118815.pdf
[firstpage_image] =>[orig_patent_app_number] => 11235474
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/235474 | Power semiconductor device | Sep 25, 2005 | Issued |
Array
(
[id] => 896317
[patent_doc_number] => 07342299
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-03-11
[patent_title] => 'Apparatus and methods for packaging antennas with integrated circuit chips for millimeter wave applications'
[patent_app_type] => utility
[patent_app_number] => 11/231919
[patent_app_country] => US
[patent_app_date] => 2005-09-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 12
[patent_no_of_words] => 6602
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/342/07342299.pdf
[firstpage_image] =>[orig_patent_app_number] => 11231919
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/231919 | Apparatus and methods for packaging antennas with integrated circuit chips for millimeter wave applications | Sep 20, 2005 | Issued |
Array
(
[id] => 5724141
[patent_doc_number] => 20060054901
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-03-16
[patent_title] => 'Optical semiconductor device, method for fabricating the same, lead frame and electronic equipment'
[patent_app_type] => utility
[patent_app_number] => 11/226434
[patent_app_country] => US
[patent_app_date] => 2005-09-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 32
[patent_figures_cnt] => 32
[patent_no_of_words] => 17848
[patent_no_of_claims] => 40
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0054/20060054901.pdf
[firstpage_image] =>[orig_patent_app_number] => 11226434
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/226434 | Optical semiconductor device, method for fabricating the same, lead frame and electronic equipment | Sep 14, 2005 | Issued |
Array
(
[id] => 5736032
[patent_doc_number] => 20060006422
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-01-12
[patent_title] => 'Semiconductor package substrate having bonding pads with plated layer thereon and process of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 11/223740
[patent_app_country] => US
[patent_app_date] => 2005-09-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 3985
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0006/20060006422.pdf
[firstpage_image] =>[orig_patent_app_number] => 11223740
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/223740 | Semiconductor package substrate having bonding pads with plated layer thereon and process of manufacturing the same | Sep 7, 2005 | Issued |
Array
(
[id] => 630770
[patent_doc_number] => 07132731
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-11-07
[patent_title] => 'Semiconductor component and assembly having female conductive members'
[patent_app_type] => utility
[patent_app_number] => 11/208304
[patent_app_country] => US
[patent_app_date] => 2005-08-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 40
[patent_no_of_words] => 6607
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/132/07132731.pdf
[firstpage_image] =>[orig_patent_app_number] => 11208304
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/208304 | Semiconductor component and assembly having female conductive members | Aug 18, 2005 | Issued |
Array
(
[id] => 5599629
[patent_doc_number] => 20060289974
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-12-28
[patent_title] => 'Reliable integrated circuit and package'
[patent_app_type] => utility
[patent_app_number] => 11/202693
[patent_app_country] => US
[patent_app_date] => 2005-08-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 4300
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0289/20060289974.pdf
[firstpage_image] =>[orig_patent_app_number] => 11202693
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/202693 | Reliable integrated circuit and package | Aug 11, 2005 | Abandoned |
Array
(
[id] => 5602412
[patent_doc_number] => 20060292757
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-12-28
[patent_title] => 'Thin-film transistor (TFT) for driving organic light-emitting diode (OLED) and method for manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 11/201150
[patent_app_country] => US
[patent_app_date] => 2005-08-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 2436
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0292/20060292757.pdf
[firstpage_image] =>[orig_patent_app_number] => 11201150
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/201150 | Thin-film transistor (TFT) for driving organic light-emitting diode (OLED) and method for manufacturing the same | Aug 10, 2005 | Abandoned |
Array
(
[id] => 5152004
[patent_doc_number] => 20070034886
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-02-15
[patent_title] => 'PLCC package with integrated lens and method for making the package'
[patent_app_type] => utility
[patent_app_number] => 11/201503
[patent_app_country] => US
[patent_app_date] => 2005-08-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2411
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0034/20070034886.pdf
[firstpage_image] =>[orig_patent_app_number] => 11201503
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/201503 | PLCC package with integrated lens and method for making the package | Aug 10, 2005 | Abandoned |
Array
(
[id] => 894900
[patent_doc_number] => 07341894
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-03-11
[patent_title] => 'Semiconductor, electrooptic apparatus and electronic apparatus'
[patent_app_type] => utility
[patent_app_number] => 11/196680
[patent_app_country] => US
[patent_app_date] => 2005-08-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 18
[patent_no_of_words] => 9590
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/341/07341894.pdf
[firstpage_image] =>[orig_patent_app_number] => 11196680
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/196680 | Semiconductor, electrooptic apparatus and electronic apparatus | Aug 3, 2005 | Issued |
Array
(
[id] => 795863
[patent_doc_number] => 07429779
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-09-30
[patent_title] => 'Semiconductor device having gate electrode connection to wiring layer'
[patent_app_type] => utility
[patent_app_number] => 11/189134
[patent_app_country] => US
[patent_app_date] => 2005-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 38
[patent_no_of_words] => 10724
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 252
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/429/07429779.pdf
[firstpage_image] =>[orig_patent_app_number] => 11189134
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/189134 | Semiconductor device having gate electrode connection to wiring layer | Jul 25, 2005 | Issued |
Array
(
[id] => 436183
[patent_doc_number] => 07262441
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-08-28
[patent_title] => 'Laminates for encapsulating devices'
[patent_app_type] => utility
[patent_app_number] => 11/171826
[patent_app_country] => US
[patent_app_date] => 2005-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 3072
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/262/07262441.pdf
[firstpage_image] =>[orig_patent_app_number] => 11171826
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/171826 | Laminates for encapsulating devices | Jun 28, 2005 | Issued |
Array
(
[id] => 707719
[patent_doc_number] => 07060607
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-06-13
[patent_title] => 'Circuit method integrating the power distribution functions of the circuits and leadframes into the chip surface'
[patent_app_type] => utility
[patent_app_number] => 11/154190
[patent_app_country] => US
[patent_app_date] => 2005-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 2
[patent_no_of_words] => 5004
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 277
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/060/07060607.pdf
[firstpage_image] =>[orig_patent_app_number] => 11154190
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/154190 | Circuit method integrating the power distribution functions of the circuits and leadframes into the chip surface | Jun 15, 2005 | Issued |
Array
(
[id] => 7228655
[patent_doc_number] => 20050269658
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-12-08
[patent_title] => 'Structure for realizing integrated circuit having schottky biode and method of fabricating the same'
[patent_app_type] => utility
[patent_app_number] => 11/147164
[patent_app_country] => US
[patent_app_date] => 2005-06-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3233
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0269/20050269658.pdf
[firstpage_image] =>[orig_patent_app_number] => 11147164
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/147164 | Structure for realizing integrated circuit having schottky biode and method of fabricating the same | Jun 7, 2005 | Issued |
Array
(
[id] => 295985
[patent_doc_number] => 07541254
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-06-02
[patent_title] => 'Method of manufacturing thin film capacitor'
[patent_app_type] => utility
[patent_app_number] => 11/145157
[patent_app_country] => US
[patent_app_date] => 2005-06-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 13
[patent_no_of_words] => 3630
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/541/07541254.pdf
[firstpage_image] =>[orig_patent_app_number] => 11145157
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/145157 | Method of manufacturing thin film capacitor | Jun 2, 2005 | Issued |
Array
(
[id] => 7176726
[patent_doc_number] => 20050189641
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-09-01
[patent_title] => 'Semiconductor package'
[patent_app_type] => utility
[patent_app_number] => 11/115236
[patent_app_country] => US
[patent_app_date] => 2005-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 1980
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0189/20050189641.pdf
[firstpage_image] =>[orig_patent_app_number] => 11115236
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/115236 | Semiconductor package | Apr 26, 2005 | Abandoned |
Array
(
[id] => 7176615
[patent_doc_number] => 20050189600
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-09-01
[patent_title] => 'Semiconductor device having gate electrode of staked structure including polysilicon layer and metal layer and method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 11/109784
[patent_app_country] => US
[patent_app_date] => 2005-04-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 10751
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0189/20050189600.pdf
[firstpage_image] =>[orig_patent_app_number] => 11109784
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/109784 | Semiconductor device having gate electrode of staked structure including polysilicon layer and metal layer and method of manufacturing the same | Apr 19, 2005 | Abandoned |
Array
(
[id] => 918213
[patent_doc_number] => 07323733
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-01-29
[patent_title] => 'Nonvolatile memory and fabrication method thereof'
[patent_app_type] => utility
[patent_app_number] => 11/108823
[patent_app_country] => US
[patent_app_date] => 2005-04-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 2073
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 50
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/323/07323733.pdf
[firstpage_image] =>[orig_patent_app_number] => 11108823
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/108823 | Nonvolatile memory and fabrication method thereof | Apr 18, 2005 | Issued |
Array
(
[id] => 7133006
[patent_doc_number] => 20050179138
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-08-18
[patent_title] => 'Method for creating barriers for copper diffusion'
[patent_app_type] => utility
[patent_app_number] => 11/104763
[patent_app_country] => US
[patent_app_date] => 2005-04-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 2947
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0179/20050179138.pdf
[firstpage_image] =>[orig_patent_app_number] => 11104763
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/104763 | Method for creating barriers for copper diffusion | Apr 11, 2005 | Issued |
Array
(
[id] => 5757808
[patent_doc_number] => 20060208753
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-09-21
[patent_title] => 'Apparatus and methods for packaging electronic devices for optical testing'
[patent_app_type] => utility
[patent_app_number] => 11/085734
[patent_app_country] => US
[patent_app_date] => 2005-03-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5293
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0208/20060208753.pdf
[firstpage_image] =>[orig_patent_app_number] => 11085734
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/085734 | Apparatus and methods for packaging electronic devices for optical testing | Mar 20, 2005 | Issued |
Array
(
[id] => 6981149
[patent_doc_number] => 20050151217
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-07-14
[patent_title] => 'Integrated circuit device packaging structure and packaging method'
[patent_app_type] => utility
[patent_app_number] => 11/073724
[patent_app_country] => US
[patent_app_date] => 2005-03-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3105
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0151/20050151217.pdf
[firstpage_image] =>[orig_patent_app_number] => 11073724
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/073724 | Integrated circuit device packaging structure and packaging method | Mar 7, 2005 | Issued |