Ralf T Seifert
Examiner (ID: 1929)
Most Active Art Unit | 2914 |
Art Unit(s) | 2914, 2900, 2902, 2904 |
Total Applications | 7831 |
Issued Applications | 7748 |
Pending Applications | 0 |
Abandoned Applications | 82 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 14955299
[patent_doc_number] => 10438928
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-10-08
[patent_title] => Apparatuses and methods for semiconductor die heat dissipation
[patent_app_type] => utility
[patent_app_number] => 14/626575
[patent_app_country] => US
[patent_app_date] => 2015-02-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 5491
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14626575
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/626575 | Apparatuses and methods for semiconductor die heat dissipation | Feb 18, 2015 | Issued |
Array
(
[id] => 14955299
[patent_doc_number] => 10438928
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-10-08
[patent_title] => Apparatuses and methods for semiconductor die heat dissipation
[patent_app_type] => utility
[patent_app_number] => 14/626575
[patent_app_country] => US
[patent_app_date] => 2015-02-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 5491
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14626575
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/626575 | Apparatuses and methods for semiconductor die heat dissipation | Feb 18, 2015 | Issued |
Array
(
[id] => 10747482
[patent_doc_number] => 20160093633
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-03-31
[patent_title] => 'SEMICONDUCTOR MEMORY DEVICE AND MANUFACTURING METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 14/626314
[patent_app_country] => US
[patent_app_date] => 2015-02-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 8532
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14626314
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/626314 | SEMICONDUCTOR MEMORY DEVICE AND MANUFACTURING METHOD THEREOF | Feb 18, 2015 | Abandoned |
Array
(
[id] => 11259458
[patent_doc_number] => 09484363
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-11-01
[patent_title] => 'Liquid crystal display and method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 14/622440
[patent_app_country] => US
[patent_app_date] => 2015-02-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 13
[patent_no_of_words] => 5291
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14622440
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/622440 | Liquid crystal display and method of manufacturing the same | Feb 12, 2015 | Issued |
Array
(
[id] => 11432297
[patent_doc_number] => 09570624
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-02-14
[patent_title] => 'Thin film transistor and method for fabricating the same'
[patent_app_type] => utility
[patent_app_number] => 14/620907
[patent_app_country] => US
[patent_app_date] => 2015-02-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 9
[patent_no_of_words] => 4060
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14620907
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/620907 | Thin film transistor and method for fabricating the same | Feb 11, 2015 | Issued |
Array
(
[id] => 10472339
[patent_doc_number] => 20150357356
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-12-10
[patent_title] => 'THIN FILM TRANSISTOR ARRAY SUBSTRATE AND METHOD OF MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 14/621303
[patent_app_country] => US
[patent_app_date] => 2015-02-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 7131
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14621303
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/621303 | THIN FILM TRANSISTOR ARRAY SUBSTRATE AND METHOD OF MANUFACTURING THE SAME | Feb 11, 2015 | Abandoned |
Array
(
[id] => 11300605
[patent_doc_number] => 09508615
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-11-29
[patent_title] => 'Clock tree synthesis for low cost pre-bond testing of 3D integrated circuits'
[patent_app_type] => utility
[patent_app_number] => 14/617901
[patent_app_country] => US
[patent_app_date] => 2015-02-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 13
[patent_no_of_words] => 6819
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14617901
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/617901 | Clock tree synthesis for low cost pre-bond testing of 3D integrated circuits | Feb 8, 2015 | Issued |
Array
(
[id] => 13667059
[patent_doc_number] => 10163706
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-12-25
[patent_title] => Alignment marks in substrate having through-substrate via (TSV)
[patent_app_type] => utility
[patent_app_number] => 14/586276
[patent_app_country] => US
[patent_app_date] => 2014-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 20
[patent_no_of_words] => 2560
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14586276
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/586276 | Alignment marks in substrate having through-substrate via (TSV) | Dec 29, 2014 | Issued |
Array
(
[id] => 10252143
[patent_doc_number] => 20150137139
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-05-21
[patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING A SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/574982
[patent_app_country] => US
[patent_app_date] => 2014-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 5387
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14574982
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/574982 | Semiconductor device and method for fabricating a semiconductor device | Dec 17, 2014 | Issued |
Array
(
[id] => 10823551
[patent_doc_number] => 20160169716
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-06-16
[patent_title] => 'SYSTEM AND METHOD FOR ON-SITE MEASUREMENT APPARATUS CALIBRATION'
[patent_app_type] => utility
[patent_app_number] => 14/570557
[patent_app_country] => US
[patent_app_date] => 2014-12-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 9492
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14570557
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/570557 | SYSTEM AND METHOD FOR ON-SITE MEASUREMENT APPARATUS CALIBRATION | Dec 14, 2014 | Abandoned |
Array
(
[id] => 10477330
[patent_doc_number] => 20150362347
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-12-17
[patent_title] => 'APPARATUS AND METHOD FOR COMPENSATING FOR POSITION ERROR OF RESOLVER'
[patent_app_type] => utility
[patent_app_number] => 14/570294
[patent_app_country] => US
[patent_app_date] => 2014-12-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2426
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14570294
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/570294 | Apparatus and method for compensating for position error of resolver | Dec 14, 2014 | Issued |
Array
(
[id] => 12376035
[patent_doc_number] => 09960239
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-05-01
[patent_title] => Electronic device
[patent_app_type] => utility
[patent_app_number] => 15/100689
[patent_app_country] => US
[patent_app_date] => 2014-12-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 21
[patent_no_of_words] => 5077
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15100689
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/100689 | Electronic device | Dec 6, 2014 | Issued |
Array
(
[id] => 11508712
[patent_doc_number] => 09599867
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-03-21
[patent_title] => 'Display substrate and method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 14/559565
[patent_app_country] => US
[patent_app_date] => 2014-12-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 22
[patent_no_of_words] => 13646
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14559565
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/559565 | Display substrate and method of manufacturing the same | Dec 2, 2014 | Issued |
Array
(
[id] => 13214893
[patent_doc_number] => 10121822
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-11-06
[patent_title] => Light-emitting device and method of forming the same
[patent_app_type] => utility
[patent_app_number] => 15/100748
[patent_app_country] => US
[patent_app_date] => 2014-11-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 14
[patent_no_of_words] => 9888
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 162
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15100748
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/100748 | Light-emitting device and method of forming the same | Nov 17, 2014 | Issued |
Array
(
[id] => 10795197
[patent_doc_number] => 20160141354
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-05-19
[patent_title] => 'Patterned Back-Barrier for III-Nitride Semiconductor Devices'
[patent_app_type] => utility
[patent_app_number] => 14/540463
[patent_app_country] => US
[patent_app_date] => 2014-11-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4029
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14540463
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/540463 | Patterned back-barrier for III-nitride semiconductor devices | Nov 12, 2014 | Issued |
Array
(
[id] => 10309439
[patent_doc_number] => 20150194440
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-07-09
[patent_title] => 'Nonvolatile Memory Devices And Methods Of Fabricating The Same'
[patent_app_type] => utility
[patent_app_number] => 14/539043
[patent_app_country] => US
[patent_app_date] => 2014-11-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 32
[patent_figures_cnt] => 32
[patent_no_of_words] => 12725
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14539043
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/539043 | Nonvolatile memory devices and methods of fabricating the same | Nov 11, 2014 | Issued |
Array
(
[id] => 10343583
[patent_doc_number] => 20150228588
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-08-13
[patent_title] => 'Semiconductor Wafers Including Indications of Crystal Orientation and Methods of Forming the Same'
[patent_app_type] => utility
[patent_app_number] => 14/519788
[patent_app_country] => US
[patent_app_date] => 2014-10-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 24
[patent_no_of_words] => 7962
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14519788
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/519788 | Semiconductor wafers including indications of crystal orientation and methods of forming the same | Oct 20, 2014 | Issued |
Array
(
[id] => 10725659
[patent_doc_number] => 20160071807
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-03-10
[patent_title] => 'METHODOLOGY TO ACHIEVE ZERO WARPAGE FOR IC PACKAGE'
[patent_app_type] => utility
[patent_app_number] => 14/518887
[patent_app_country] => US
[patent_app_date] => 2014-10-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5253
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14518887
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/518887 | Methodology to achieve zero warpage for IC package | Oct 19, 2014 | Issued |
Array
(
[id] => 10765209
[patent_doc_number] => 20160111366
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-04-21
[patent_title] => 'SEMICONDUCTOR STRUCTURE AND MANUFACTURING METHOD OF THE SAME'
[patent_app_type] => utility
[patent_app_number] => 14/518050
[patent_app_country] => US
[patent_app_date] => 2014-10-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 4930
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14518050
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/518050 | Semiconductor structure and manufacturing method of the same | Oct 19, 2014 | Issued |
Array
(
[id] => 11687282
[patent_doc_number] => 09685332
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-06-20
[patent_title] => 'Iterative self-aligned patterning'
[patent_app_type] => utility
[patent_app_number] => 14/517252
[patent_app_country] => US
[patent_app_date] => 2014-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 16
[patent_no_of_words] => 4866
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14517252
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/517252 | Iterative self-aligned patterning | Oct 16, 2014 | Issued |