Ramamohan Rao Paladugu

Array ( [id] => 2975143 [patent_doc_number] => 05256596 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-10-26 [patent_title] => 'Top emitting VCSEL with implant' [patent_app_type] => 1 [patent_app_number] => 7/857877 [patent_app_country] => US [patent_app_date] => 1992-03-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2267 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 152 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/256/05256596.pdf [firstpage_image] =>[orig_patent_app_number] => 857877 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3086156 [patent_doc_number] => 05278094 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-01-11 [patent_title] => 'Method of manufacturing a planar buried heterojunction laser' [patent_app_type] => 1 [patent_app_number] => 7/857383 [patent_app_country] => US [patent_app_date] => 1992-03-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 18 [patent_no_of_words] => 2611 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 122 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/278/05278094.pdf [firstpage_image] =>[orig_patent_app_number] => 857383 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2976441 [patent_doc_number] => 05252514 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-10-12 [patent_title] => 'Process for producing a low-loss optical waveguide in an epitaxial silicon film' [patent_app_type] => 1 [patent_app_number] => 7/781249 [patent_app_country] => US [patent_app_date] => 1992-03-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 7 [patent_no_of_words] => 1830 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 80 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/252/05252514.pdf [firstpage_image] =>[orig_patent_app_number] => 781249 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2893611 [patent_doc_number] => 05272108 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-12-21 [patent_title] => 'Method of manufacturing gallium nitride semiconductor light-emitting device' [patent_app_type] => 1 [patent_app_number] => 7/841799 [patent_app_country] => US [patent_app_date] => 1992-02-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 15 [patent_no_of_words] => 3714 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 121 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/272/05272108.pdf [firstpage_image] =>[orig_patent_app_number] => 841799 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3049237 [patent_doc_number] => 05324684 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-06-28 [patent_title] => 'Gas phase doping of semiconductor material in a cold-wall radiantly heated reactor under reduced pressure' [patent_app_type] => 1 [patent_app_number] => 7/843361 [patent_app_country] => US [patent_app_date] => 1992-02-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 10 [patent_no_of_words] => 4292 [patent_no_of_claims] => 78 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 85 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/324/05324684.pdf [firstpage_image] =>[orig_patent_app_number] => 843361 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2890160 [patent_doc_number] => 05270225 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-12-14 [patent_title] => 'Method of making a resonant tunneling semiconductor device' [patent_app_type] => 1 [patent_app_number] => 7/838955 [patent_app_country] => US [patent_app_date] => 1992-02-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 2996 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 94 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/270/05270225.pdf [firstpage_image] =>[orig_patent_app_number] => 838955 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3090938 [patent_doc_number] => 05312766 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-05-17 [patent_title] => 'Method of providing lower contact resistance in MOS transistors' [patent_app_type] => 1 [patent_app_number] => 7/832717 [patent_app_country] => US [patent_app_date] => 1992-02-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 1653 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/312/05312766.pdf [firstpage_image] =>[orig_patent_app_number] => 832717 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2952473 [patent_doc_number] => 05242857 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-09-07 [patent_title] => 'Method of manufacturing semiconductor structures' [patent_app_type] => 1 [patent_app_number] => 7/824869 [patent_app_country] => US [patent_app_date] => 1992-01-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 18 [patent_no_of_words] => 6338 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 30 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/242/05242857.pdf [firstpage_image] =>[orig_patent_app_number] => 824869 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2952473 [patent_doc_number] => 05242857 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-09-07 [patent_title] => 'Method of manufacturing semiconductor structures' [patent_app_type] => 1 [patent_app_number] => 7/824869 [patent_app_country] => US [patent_app_date] => 1992-01-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 18 [patent_no_of_words] => 6338 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 30 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/242/05242857.pdf [firstpage_image] =>[orig_patent_app_number] => 824869 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2952473 [patent_doc_number] => 05242857 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-09-07 [patent_title] => 'Method of manufacturing semiconductor structures' [patent_app_type] => 1 [patent_app_number] => 7/824869 [patent_app_country] => US [patent_app_date] => 1992-01-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 18 [patent_no_of_words] => 6338 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 30 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/242/05242857.pdf [firstpage_image] =>[orig_patent_app_number] => 824869 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2952473 [patent_doc_number] => 05242857 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-09-07 [patent_title] => 'Method of manufacturing semiconductor structures' [patent_app_type] => 1 [patent_app_number] => 7/824869 [patent_app_country] => US [patent_app_date] => 1992-01-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 18 [patent_no_of_words] => 6338 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 30 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/242/05242857.pdf [firstpage_image] =>[orig_patent_app_number] => 824869 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3091477 [patent_doc_number] => 05290715 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-03-01 [patent_title] => 'Method of making dielectrically isolated metal base transistors and permeable base transistors' [patent_app_type] => 1 [patent_app_number] => 7/815689 [patent_app_country] => US [patent_app_date] => 1991-12-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 3 [patent_no_of_words] => 1512 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 69 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/290/05290715.pdf [firstpage_image] =>[orig_patent_app_number] => 815689 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2883782 [patent_doc_number] => 05268317 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-12-07 [patent_title] => 'Method of forming shallow junctions in field effect transistors' [patent_app_type] => 1 [patent_app_number] => 7/790953 [patent_app_country] => US [patent_app_date] => 1991-11-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 2988 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 199 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/268/05268317.pdf [firstpage_image] =>[orig_patent_app_number] => 790953 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3065152 [patent_doc_number] => 05294572 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-03-15 [patent_title] => 'Method and apparatus for depositing a layer on a substrate' [patent_app_type] => 1 [patent_app_number] => 7/752487 [patent_app_country] => US [patent_app_date] => 1991-11-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 3343 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 132 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/294/05294572.pdf [firstpage_image] =>[orig_patent_app_number] => 752487 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2932465 [patent_doc_number] => 05223002 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-06-29 [patent_title] => 'Method of making polyaniline solid electrolyte capacitor' [patent_app_type] => 1 [patent_app_number] => 7/786315 [patent_app_country] => US [patent_app_date] => 1991-10-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 1819 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 91 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/223/05223002.pdf [firstpage_image] =>[orig_patent_app_number] => 786315 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2909562 [patent_doc_number] => 05227330 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-07-13 [patent_title] => 'Comprehensive process for low temperature SI epit axial growth' [patent_app_type] => 1 [patent_app_number] => 7/785731 [patent_app_country] => US [patent_app_date] => 1991-10-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 4659 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 83 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/227/05227330.pdf [firstpage_image] =>[orig_patent_app_number] => 785731 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3054237 [patent_doc_number] => 05356829 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-10-18 [patent_title] => 'Silicon device including a pn-junction acting as an etch-stop in a silicon substrate' [patent_app_type] => 1 [patent_app_number] => 7/775777 [patent_app_country] => US [patent_app_date] => 1991-10-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 1528 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 189 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/356/05356829.pdf [firstpage_image] =>[orig_patent_app_number] => 775777 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2952154 [patent_doc_number] => 05242840 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-09-07 [patent_title] => 'Method for making an LED array' [patent_app_type] => 1 [patent_app_number] => 7/763293 [patent_app_country] => US [patent_app_date] => 1991-09-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 7 [patent_no_of_words] => 1380 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 137 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/242/05242840.pdf [firstpage_image] =>[orig_patent_app_number] => 763293 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3000894 [patent_doc_number] => 05275629 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-01-04 [patent_title] => 'Semiconductor device manufacturing apparatus' [patent_app_type] => 1 [patent_app_number] => 7/762355 [patent_app_country] => US [patent_app_date] => 1991-09-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 1522 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 157 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/275/05275629.pdf [firstpage_image] =>[orig_patent_app_number] => 762355 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2986149 [patent_doc_number] => 05212113 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-05-18 [patent_title] => 'Process for the selective epitaxy and etching of a III-V material in the same OMCVD growth frame' [patent_app_type] => 1 [patent_app_number] => 7/760157 [patent_app_country] => US [patent_app_date] => 1991-09-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 9 [patent_no_of_words] => 4105 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 165 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/212/05212113.pdf [firstpage_image] =>[orig_patent_app_number] => 760157 [rel_patent_id] =>[rel_patent_doc_number] =>)