
Ramon A. Mercado
Examiner (ID: 5601, Phone: (571)270-5744 , Office: P/2132 )
| Most Active Art Unit | 2132 |
| Art Unit(s) | 2182, 3658, 2132, 2186 |
| Total Applications | 468 |
| Issued Applications | 375 |
| Pending Applications | 16 |
| Abandoned Applications | 78 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 749381
[patent_doc_number] => 07032091
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-04-18
[patent_title] => 'Storage device and storage device control method'
[patent_app_type] => utility
[patent_app_number] => 10/658395
[patent_app_country] => US
[patent_app_date] => 2003-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 19
[patent_no_of_words] => 9837
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 189
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/032/07032091.pdf
[firstpage_image] =>[orig_patent_app_number] => 10658395
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/658395 | Storage device and storage device control method | Sep 9, 2003 | Issued |
Array
(
[id] => 7234253
[patent_doc_number] => 20040073767
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-04-15
[patent_title] => 'Memory latency and bandwidth optimizations'
[patent_app_type] => new
[patent_app_number] => 10/652939
[patent_app_country] => US
[patent_app_date] => 2003-08-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 9228
[patent_no_of_claims] => 70
[patent_no_of_ind_claims] => 13
[patent_words_short_claim] => 50
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0073/20040073767.pdf
[firstpage_image] =>[orig_patent_app_number] => 10652939
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/652939 | Memory latency and bandwidth optimizations | Aug 28, 2003 | Abandoned |
Array
(
[id] => 7458588
[patent_doc_number] => 20040094711
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-05-20
[patent_title] => 'Non-contact scanning apparatus using frequency response separation scheme and scanning method thereof'
[patent_app_type] => new
[patent_app_number] => 10/651680
[patent_app_country] => US
[patent_app_date] => 2003-08-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 4618
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0094/20040094711.pdf
[firstpage_image] =>[orig_patent_app_number] => 10651680
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/651680 | Non-contact scanning apparatus using frequency response scheme and scanning method thereof | Aug 27, 2003 | Issued |
Array
(
[id] => 7352560
[patent_doc_number] => 20040193784
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-09-30
[patent_title] => 'System and method for encoding processing element commands in an active memory device'
[patent_app_type] => new
[patent_app_number] => 10/629156
[patent_app_country] => US
[patent_app_date] => 2003-07-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5702
[patent_no_of_claims] => 52
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0193/20040193784.pdf
[firstpage_image] =>[orig_patent_app_number] => 10629156
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/629156 | System and method for encoding processing element commands in an active memory device | Jul 27, 2003 | Issued |
Array
(
[id] => 7091785
[patent_doc_number] => 20050010739
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-01-13
[patent_title] => 'System and method for identifying TLB entries associated with a physical address of a specified range'
[patent_app_type] => utility
[patent_app_number] => 10/629031
[patent_app_country] => US
[patent_app_date] => 2003-07-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3426
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0010/20050010739.pdf
[firstpage_image] =>[orig_patent_app_number] => 10629031
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/629031 | System and method for identifying TLB entries associated with a physical address of a specified range | Jul 27, 2003 | Issued |
Array
(
[id] => 7404566
[patent_doc_number] => 20040039869
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-02-26
[patent_title] => 'Information processing system'
[patent_app_type] => new
[patent_app_number] => 10/628784
[patent_app_country] => US
[patent_app_date] => 2003-07-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5022
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 164
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0039/20040039869.pdf
[firstpage_image] =>[orig_patent_app_number] => 10628784
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/628784 | Effects of prefetching on I/O requests in an information processing system | Jul 27, 2003 | Issued |
Array
(
[id] => 7160236
[patent_doc_number] => 20050027952
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-02-03
[patent_title] => 'Power-aware adaptation in an information server'
[patent_app_type] => utility
[patent_app_number] => 10/629032
[patent_app_country] => US
[patent_app_date] => 2003-07-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2871
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0027/20050027952.pdf
[firstpage_image] =>[orig_patent_app_number] => 10629032
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/629032 | Power-aware adaptation in an information server | Jul 27, 2003 | Issued |
Array
(
[id] => 7605710
[patent_doc_number] => 07100012
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-08-29
[patent_title] => 'Processor and data cache with data storage unit and tag hit/miss logic operated at a first and second clock frequencies'
[patent_app_type] => utility
[patent_app_number] => 10/629244
[patent_app_country] => US
[patent_app_date] => 2003-07-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 9123
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/100/07100012.pdf
[firstpage_image] =>[orig_patent_app_number] => 10629244
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/629244 | Processor and data cache with data storage unit and tag hit/miss logic operated at a first and second clock frequencies | Jul 27, 2003 | Issued |
Array
(
[id] => 937519
[patent_doc_number] => 06976127
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-12-13
[patent_title] => 'Memory system, computer system, processing unit and method'
[patent_app_type] => utility
[patent_app_number] => 10/619045
[patent_app_country] => US
[patent_app_date] => 2003-07-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4514
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 223
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/976/06976127.pdf
[firstpage_image] =>[orig_patent_app_number] => 10619045
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/619045 | Memory system, computer system, processing unit and method | Jul 13, 2003 | Issued |
Array
(
[id] => 7091770
[patent_doc_number] => 20050010727
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-01-13
[patent_title] => 'Methods, systems and computer program products for controlling caching of distributed data'
[patent_app_type] => utility
[patent_app_number] => 10/618209
[patent_app_country] => US
[patent_app_date] => 2003-07-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4392
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0010/20050010727.pdf
[firstpage_image] =>[orig_patent_app_number] => 10618209
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/618209 | Methods, systems and computer program products for controlling caching of distributed data | Jul 10, 2003 | Issued |
Array
(
[id] => 7091775
[patent_doc_number] => 20050010732
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-01-13
[patent_title] => 'Autonomic link optimization through elimination of unnecessary transfers'
[patent_app_type] => utility
[patent_app_number] => 10/618242
[patent_app_country] => US
[patent_app_date] => 2003-07-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4894
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0010/20050010732.pdf
[firstpage_image] =>[orig_patent_app_number] => 10618242
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/618242 | Autonomic link optimization through elimination of unnecessary transfers | Jul 10, 2003 | Issued |
Array
(
[id] => 782193
[patent_doc_number] => 06996661
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-02-07
[patent_title] => 'Multiport memory, data processor and data processing system'
[patent_app_type] => utility
[patent_app_number] => 10/615923
[patent_app_country] => US
[patent_app_date] => 2003-07-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 18
[patent_no_of_words] => 14923
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/996/06996661.pdf
[firstpage_image] =>[orig_patent_app_number] => 10615923
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/615923 | Multiport memory, data processor and data processing system | Jul 9, 2003 | Issued |
Array
(
[id] => 7603618
[patent_doc_number] => 07117321
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-10-03
[patent_title] => 'System and method for interleaving SDRAM device access requests'
[patent_app_type] => utility
[patent_app_number] => 10/614219
[patent_app_country] => US
[patent_app_date] => 2003-07-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 2727
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 198
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/117/07117321.pdf
[firstpage_image] =>[orig_patent_app_number] => 10614219
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/614219 | System and method for interleaving SDRAM device access requests | Jul 7, 2003 | Issued |
Array
(
[id] => 792671
[patent_doc_number] => 06986009
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2006-01-10
[patent_title] => 'Intercepting control of a host I/O process'
[patent_app_type] => utility
[patent_app_number] => 10/600133
[patent_app_country] => US
[patent_app_date] => 2003-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 17
[patent_no_of_words] => 9046
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/986/06986009.pdf
[firstpage_image] =>[orig_patent_app_number] => 10600133
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/600133 | Intercepting control of a host I/O process | Jun 19, 2003 | Issued |
Array
(
[id] => 7323986
[patent_doc_number] => 20040251879
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-12-16
[patent_title] => 'Battery charging system'
[patent_app_type] => new
[patent_app_number] => 10/459271
[patent_app_country] => US
[patent_app_date] => 2003-06-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3492
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 47
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0251/20040251879.pdf
[firstpage_image] =>[orig_patent_app_number] => 10459271
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/459271 | Battery charging system | Jun 10, 2003 | Abandoned |
Array
(
[id] => 7358556
[patent_doc_number] => 20040250028
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-12-09
[patent_title] => 'Method and apparatus for data version checking'
[patent_app_type] => new
[patent_app_number] => 10/457895
[patent_app_country] => US
[patent_app_date] => 2003-06-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5320
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 56
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0250/20040250028.pdf
[firstpage_image] =>[orig_patent_app_number] => 10457895
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/457895 | Method and apparatus for data version checking | Jun 8, 2003 | Abandoned |
Array
(
[id] => 716663
[patent_doc_number] => 07058762
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-06-06
[patent_title] => 'Method and apparatus for selecting among multiple data reconstruction techniques'
[patent_app_type] => utility
[patent_app_number] => 10/457868
[patent_app_country] => US
[patent_app_date] => 2003-06-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4196
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/058/07058762.pdf
[firstpage_image] =>[orig_patent_app_number] => 10457868
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/457868 | Method and apparatus for selecting among multiple data reconstruction techniques | Jun 8, 2003 | Issued |
Array
(
[id] => 794305
[patent_doc_number] => 06983355
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-01-03
[patent_title] => 'Virtualization of physical storage using size optimized hierarchical tables'
[patent_app_type] => utility
[patent_app_number] => 10/457579
[patent_app_country] => US
[patent_app_date] => 2003-06-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 5369
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 307
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/983/06983355.pdf
[firstpage_image] =>[orig_patent_app_number] => 10457579
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/457579 | Virtualization of physical storage using size optimized hierarchical tables | Jun 8, 2003 | Issued |
Array
(
[id] => 749376
[patent_doc_number] => 07032089
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2006-04-18
[patent_title] => 'Replica synchronization using copy-on-read technique'
[patent_app_type] => utility
[patent_app_number] => 10/457670
[patent_app_country] => US
[patent_app_date] => 2003-06-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 7372
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/032/07032089.pdf
[firstpage_image] =>[orig_patent_app_number] => 10457670
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/457670 | Replica synchronization using copy-on-read technique | Jun 8, 2003 | Issued |
Array
(
[id] => 563256
[patent_doc_number] => 07167942
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2007-01-23
[patent_title] => 'Dynamic random access memory controller'
[patent_app_type] => utility
[patent_app_number] => 10/458049
[patent_app_country] => US
[patent_app_date] => 2003-06-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3678
[patent_no_of_claims] => 40
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/167/07167942.pdf
[firstpage_image] =>[orig_patent_app_number] => 10458049
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/458049 | Dynamic random access memory controller | Jun 8, 2003 | Issued |