
Ramsey Refai
Examiner (ID: 1716, Phone: (313)446-4867 , Office: P/3687 )
| Most Active Art Unit | 3661 |
| Art Unit(s) | 3627, 2141, 3687, 3664, 2152, 3661, 3668, 2154 |
| Total Applications | 994 |
| Issued Applications | 512 |
| Pending Applications | 82 |
| Abandoned Applications | 415 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 17917581
[patent_doc_number] => 20220319977
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-06
[patent_title] => CHIP STRUCTURE AND WIRELESS COMMUNICATION APPARATUS
[patent_app_type] => utility
[patent_app_number] => 17/843365
[patent_app_country] => US
[patent_app_date] => 2022-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9943
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 174
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17843365
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/843365 | CHIP STRUCTURE AND WIRELESS COMMUNICATION APPARATUS | Jun 16, 2022 | Pending |
Array
(
[id] => 20705901
[patent_doc_number] => 12628633
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-05-12
[patent_title] => Semiconductor device including spacer via structure and method of manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 17/841245
[patent_app_country] => US
[patent_app_date] => 2022-06-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 22
[patent_no_of_words] => 3354
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 163
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17841245
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/841245 | Semiconductor device including spacer via structure and method of manufacturing the same | Jun 14, 2022 | Issued |
Array
(
[id] => 18848903
[patent_doc_number] => 20230411307
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-12-21
[patent_title] => Semiconductor Device and Method Forming Same
[patent_app_type] => utility
[patent_app_number] => 17/841275
[patent_app_country] => US
[patent_app_date] => 2022-06-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8529
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 57
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17841275
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/841275 | Semiconductor Device and Method Forming Same | Jun 14, 2022 | Issued |
Array
(
[id] => 18097619
[patent_doc_number] => 20220415960
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-12-29
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/840926
[patent_app_country] => US
[patent_app_date] => 2022-06-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16514
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -43
[patent_words_short_claim] => 177
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17840926
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/840926 | Semiconductor device and method of manufacturing semiconductor device | Jun 14, 2022 | Issued |
Array
(
[id] => 18848921
[patent_doc_number] => 20230411325
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-12-21
[patent_title] => CHIP PACKAGE INTEGRATION WITH HYBRID BONDING
[patent_app_type] => utility
[patent_app_number] => 17/841454
[patent_app_country] => US
[patent_app_date] => 2022-06-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5124
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17841454
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/841454 | CHIP PACKAGE INTEGRATION WITH HYBRID BONDING | Jun 14, 2022 | Abandoned |
Array
(
[id] => 17886584
[patent_doc_number] => 20220302062
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-22
[patent_title] => Semiconductor Die Connection System and Method
[patent_app_type] => utility
[patent_app_number] => 17/837492
[patent_app_country] => US
[patent_app_date] => 2022-06-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6954
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 55
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17837492
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/837492 | Semiconductor die connection system and method | Jun 9, 2022 | Issued |
Array
(
[id] => 18224030
[patent_doc_number] => 20230063024
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-02
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/806205
[patent_app_country] => US
[patent_app_date] => 2022-06-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7107
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 257
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17806205
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/806205 | Semiconductor device | Jun 8, 2022 | Issued |
Array
(
[id] => 18563113
[patent_doc_number] => 11728367
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-08-15
[patent_title] => Optical device having a detector and an optical element mounted on an epoxy fence
[patent_app_type] => utility
[patent_app_number] => 17/835300
[patent_app_country] => US
[patent_app_date] => 2022-06-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 4048
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17835300
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/835300 | Optical device having a detector and an optical element mounted on an epoxy fence | Jun 7, 2022 | Issued |
Array
(
[id] => 18696615
[patent_doc_number] => 20230327056
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-10-12
[patent_title] => SURFACE MOUNTABLE OPTOELECTRONIC DEVICE WITH SIDE WALLS INCLUDING SLOTS FILLED WITH A LAMINATED ENCAPSULANT MATERIAL
[patent_app_type] => utility
[patent_app_number] => 17/834862
[patent_app_country] => US
[patent_app_date] => 2022-06-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3723
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17834862
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/834862 | Surface mountable optoelectronic device with side walls including slots filled with a laminated encapsulant material | Jun 6, 2022 | Issued |
Array
(
[id] => 18821104
[patent_doc_number] => 20230395445
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-12-07
[patent_title] => GLASS CORE ARCHITECTURES WITH DIELECTRIC BUFFER LAYER BETWEEN GLASS CORE AND METAL VIAS AND PADS
[patent_app_type] => utility
[patent_app_number] => 17/833650
[patent_app_country] => US
[patent_app_date] => 2022-06-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11010
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17833650
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/833650 | GLASS CORE ARCHITECTURES WITH DIELECTRIC BUFFER LAYER BETWEEN GLASS CORE AND METAL VIAS AND PADS | Jun 5, 2022 | Pending |
Array
(
[id] => 18821126
[patent_doc_number] => 20230395467
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-12-07
[patent_title] => GLASS CORE ARCHITECTURES WITH DIELECTRIC BUFFER LAYER BETWEEN GLASS CORE AND METAL VIAS AND PADS
[patent_app_type] => utility
[patent_app_number] => 17/833648
[patent_app_country] => US
[patent_app_date] => 2022-06-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11034
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17833648
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/833648 | GLASS CORE ARCHITECTURES WITH DIELECTRIC BUFFER LAYER BETWEEN GLASS CORE AND METAL VIAS AND PADS | Jun 5, 2022 | Pending |
Array
(
[id] => 18741329
[patent_doc_number] => 20230350310
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-02
[patent_title] => OVERLAY MARK
[patent_app_type] => utility
[patent_app_number] => 17/824909
[patent_app_country] => US
[patent_app_date] => 2022-05-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2350
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 140
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17824909
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/824909 | Overlay mark | May 25, 2022 | Issued |
Array
(
[id] => 18112921
[patent_doc_number] => 20230005801
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-01-05
[patent_title] => SEMICONDUCTOR MODULE AND METHOD FOR MANUFACTURING SEMICONDUCTOR MODULE
[patent_app_type] => utility
[patent_app_number] => 17/824365
[patent_app_country] => US
[patent_app_date] => 2022-05-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13348
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17824365
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/824365 | Semiconductor module and method for manufacturing semiconductor module | May 24, 2022 | Issued |
Array
(
[id] => 18226287
[patent_doc_number] => 20230065281
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-02
[patent_title] => SEMICONDUCTOR DEVICES
[patent_app_type] => utility
[patent_app_number] => 17/751819
[patent_app_country] => US
[patent_app_date] => 2022-05-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5461
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 179
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17751819
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/751819 | Semiconductor devices | May 23, 2022 | Issued |
Array
(
[id] => 17986375
[patent_doc_number] => 20220352412
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-11-03
[patent_title] => DIELECTRIC-DIELECTRIC AND METALLIZATION BONDING VIA PLASMA ACTIVATION AND LASER-INDUCED HEATING
[patent_app_type] => utility
[patent_app_number] => 17/751090
[patent_app_country] => US
[patent_app_date] => 2022-05-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 61354
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17751090
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/751090 | Dielectric-dielectric and metallization bonding via plasma activation and laser-induced heating | May 22, 2022 | Issued |
Array
(
[id] => 18533176
[patent_doc_number] => 20230238252
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-07-27
[patent_title] => MANUFACTURING METHOD OF PACKAGE STRUCTURE OF ELECTRONIC DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/751643
[patent_app_country] => US
[patent_app_date] => 2022-05-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6367
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17751643
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/751643 | Manufacturing method of package structure of electronic device | May 22, 2022 | Issued |
Array
(
[id] => 19123609
[patent_doc_number] => 11967604
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-04-23
[patent_title] => Image sensor and display device having the same
[patent_app_type] => utility
[patent_app_number] => 17/750687
[patent_app_country] => US
[patent_app_date] => 2022-05-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 22
[patent_no_of_words] => 13728
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 222
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17750687
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/750687 | Image sensor and display device having the same | May 22, 2022 | Issued |
Array
(
[id] => 18024322
[patent_doc_number] => 20220375821
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-11-24
[patent_title] => BOARD, ELECTRONIC DEVICE, AND MANUFACTURING METHOD
[patent_app_type] => utility
[patent_app_number] => 17/748074
[patent_app_country] => US
[patent_app_date] => 2022-05-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11067
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17748074
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/748074 | BOARD, ELECTRONIC DEVICE, AND MANUFACTURING METHOD | May 18, 2022 | Abandoned |
Array
(
[id] => 18039960
[patent_doc_number] => 20220384177
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-12-01
[patent_title] => ELEMENT CHIP MANUFACTURING METHOD AND SUBSTRATE PROCESSING METHOD
[patent_app_type] => utility
[patent_app_number] => 17/663452
[patent_app_country] => US
[patent_app_date] => 2022-05-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10730
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -3
[patent_words_short_claim] => 256
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17663452
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/663452 | Element chip manufacturing method and substrate processing method | May 15, 2022 | Issued |
Array
(
[id] => 17833720
[patent_doc_number] => 20220271024
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-08-25
[patent_title] => SEMICONDUCTOR STRUCTURE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/743455
[patent_app_country] => US
[patent_app_date] => 2022-05-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10816
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17743455
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/743455 | Semiconductor structure and manufacturing method thereof | May 12, 2022 | Issued |