
Randall H. Gholson
Examiner (ID: 7575, Phone: (571)272-1011 , Office: P/2918 )
| Most Active Art Unit | 2918 |
| Art Unit(s) | 2918, 2915 |
| Total Applications | 3041 |
| Issued Applications | 3007 |
| Pending Applications | 0 |
| Abandoned Applications | 34 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 16339962
[patent_doc_number] => 10790934
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-09-29
[patent_title] => HARQ for advanced channel codes
[patent_app_type] => utility
[patent_app_number] => 16/324347
[patent_app_country] => US
[patent_app_date] => 2017-08-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 25
[patent_no_of_words] => 16222
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16324347
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/324347 | HARQ for advanced channel codes | Aug 9, 2017 | Issued |
Array
(
[id] => 14511651
[patent_doc_number] => 20190199480
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-06-27
[patent_title] => METHOD FOR PERFORMING HARQ USING POLAR CODE
[patent_app_type] => utility
[patent_app_number] => 16/323512
[patent_app_country] => US
[patent_app_date] => 2017-08-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10181
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 215
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16323512
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/323512 | Method for performing HARQ using polar code | Aug 8, 2017 | Issued |
Array
(
[id] => 12055156
[patent_doc_number] => 20170331500
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-11-16
[patent_title] => 'SYSTEM AND METHOD FOR PARALLEL DECODING OF CODEWORDS SHARING COMMON DATA'
[patent_app_type] => utility
[patent_app_number] => 15/668565
[patent_app_country] => US
[patent_app_date] => 2017-08-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 17686
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15668565
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/668565 | System and method for parallel decoding of codewords sharing common data | Aug 2, 2017 | Issued |
Array
(
[id] => 12163213
[patent_doc_number] => 20180034479
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-02-01
[patent_title] => 'NON-BINARY ENCODING FOR NON-VOLATILE MEMORY'
[patent_app_type] => utility
[patent_app_number] => 15/662158
[patent_app_country] => US
[patent_app_date] => 2017-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 7171
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15662158
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/662158 | Non-binary encoding for non-volatile memory | Jul 26, 2017 | Issued |
Array
(
[id] => 14302439
[patent_doc_number] => 10291359
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-05-14
[patent_title] => Of hybrid automatic repeat request (HARQ) feedback bits for polar codes
[patent_app_type] => utility
[patent_app_number] => 15/643003
[patent_app_country] => US
[patent_app_date] => 2017-07-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 13
[patent_no_of_words] => 7743
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15643003
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/643003 | Of hybrid automatic repeat request (HARQ) feedback bits for polar codes | Jul 5, 2017 | Issued |
Array
(
[id] => 12160366
[patent_doc_number] => 20180031632
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-02-01
[patent_title] => 'HARDWARE DEBUG HOST'
[patent_app_type] => utility
[patent_app_number] => 15/623722
[patent_app_country] => US
[patent_app_date] => 2017-06-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 7174
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15623722
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/623722 | Hardware debug host | Jun 14, 2017 | Issued |
Array
(
[id] => 13394047
[patent_doc_number] => 20180248566
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-08-30
[patent_title] => SMALL MAJORANA FERMION CODES
[patent_app_type] => utility
[patent_app_number] => 15/623286
[patent_app_country] => US
[patent_app_date] => 2017-06-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10305
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 51
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15623286
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/623286 | Small Majorana fermion codes | Jun 13, 2017 | Issued |
Array
(
[id] => 13613121
[patent_doc_number] => 20180358110
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-12-13
[patent_title] => SELF-EVALUATING ARRAY OF MEMORY
[patent_app_type] => utility
[patent_app_number] => 15/621281
[patent_app_country] => US
[patent_app_date] => 2017-06-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10352
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15621281
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/621281 | Self-evaluating array of memory | Jun 12, 2017 | Issued |
Array
(
[id] => 13175429
[patent_doc_number] => 10103842
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-10-16
[patent_title] => Managing integrity of framed payloads using redundant signals
[patent_app_type] => utility
[patent_app_number] => 15/622039
[patent_app_country] => US
[patent_app_date] => 2017-06-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 11591
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 243
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15622039
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/622039 | Managing integrity of framed payloads using redundant signals | Jun 12, 2017 | Issued |
Array
(
[id] => 14302429
[patent_doc_number] => 10291354
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-05-14
[patent_title] => High performance, flexible, and compact low-density parity-check (LDPC) code
[patent_app_type] => utility
[patent_app_number] => 15/622008
[patent_app_country] => US
[patent_app_date] => 2017-06-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 29
[patent_figures_cnt] => 34
[patent_no_of_words] => 27130
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 201
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15622008
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/622008 | High performance, flexible, and compact low-density parity-check (LDPC) code | Jun 12, 2017 | Issued |
Array
(
[id] => 12695347
[patent_doc_number] => 20180123615
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-05-03
[patent_title] => NON-LINEAR LOG-LIKELIHOOD RATIO QUANTIZATION TECHNIQUES FOR LDPC DECODER ARCHITECTURE
[patent_app_type] => utility
[patent_app_number] => 15/619232
[patent_app_country] => US
[patent_app_date] => 2017-06-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14219
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -26
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15619232
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/619232 | NON-LINEAR LOG-LIKELIHOOD RATIO QUANTIZATION TECHNIQUES FOR LDPC DECODER ARCHITECTURE | Jun 8, 2017 | Abandoned |
Array
(
[id] => 12647124
[patent_doc_number] => 20180107539
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-04-19
[patent_title] => SEMICONDUCTOR MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/603547
[patent_app_country] => US
[patent_app_date] => 2017-05-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6423
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15603547
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/603547 | SEMICONDUCTOR MEMORY DEVICE | May 23, 2017 | Abandoned |
Array
(
[id] => 12221805
[patent_doc_number] => 20180060165
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-01
[patent_title] => 'SEMICONDUCTOR DEVICES'
[patent_app_type] => utility
[patent_app_number] => 15/604138
[patent_app_country] => US
[patent_app_date] => 2017-05-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 10016
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15604138
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/604138 | Semiconductor devices | May 23, 2017 | Issued |
Array
(
[id] => 12094480
[patent_doc_number] => 20170351573
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-12-07
[patent_title] => 'CONTROLLER'
[patent_app_type] => utility
[patent_app_number] => 15/602329
[patent_app_country] => US
[patent_app_date] => 2017-05-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 7249
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15602329
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/602329 | Controller | May 22, 2017 | Issued |
Array
(
[id] => 13570825
[patent_doc_number] => 20180336960
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-22
[patent_title] => RUN-TIME FLASH DIE FAILURE DETECTION ENHANCEMENT
[patent_app_type] => utility
[patent_app_number] => 15/600673
[patent_app_country] => US
[patent_app_date] => 2017-05-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6322
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15600673
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/600673 | Run-time flash die failure detection enhancement | May 18, 2017 | Issued |
Array
(
[id] => 14614783
[patent_doc_number] => 10360092
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-07-23
[patent_title] => Hybrid hardware and software reporting management
[patent_app_type] => utility
[patent_app_number] => 15/597987
[patent_app_country] => US
[patent_app_date] => 2017-05-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 13
[patent_no_of_words] => 14103
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 230
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15597987
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/597987 | Hybrid hardware and software reporting management | May 16, 2017 | Issued |
Array
(
[id] => 14800755
[patent_doc_number] => 10403386
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-09-03
[patent_title] => Method for screening bad column in data storage medium
[patent_app_type] => utility
[patent_app_number] => 15/598239
[patent_app_country] => US
[patent_app_date] => 2017-05-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5038
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 221
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15598239
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/598239 | Method for screening bad column in data storage medium | May 16, 2017 | Issued |
Array
(
[id] => 12591057
[patent_doc_number] => 20180088848
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-29
[patent_title] => MEMORY MODULE AND METHOD SYSTEM INCLUDING THE SAME
[patent_app_type] => utility
[patent_app_number] => 15/587507
[patent_app_country] => US
[patent_app_date] => 2017-05-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5335
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 46
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15587507
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/587507 | Memory module and method system including the same | May 4, 2017 | Issued |
Array
(
[id] => 12201530
[patent_doc_number] => 09904596
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-02-27
[patent_title] => 'Serial bus event notification in a memory device'
[patent_app_type] => utility
[patent_app_number] => 15/586115
[patent_app_country] => US
[patent_app_date] => 2017-05-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 10
[patent_no_of_words] => 16675
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 266
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15586115
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/586115 | Serial bus event notification in a memory device | May 2, 2017 | Issued |
Array
(
[id] => 15201707
[patent_doc_number] => 10498366
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-12-03
[patent_title] => Data dependency mitigation in parallel decoders for flash storage
[patent_app_type] => utility
[patent_app_number] => 15/582278
[patent_app_country] => US
[patent_app_date] => 2017-04-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 20
[patent_no_of_words] => 11675
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15582278
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/582278 | Data dependency mitigation in parallel decoders for flash storage | Apr 27, 2017 | Issued |