| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 3549604
[patent_doc_number] => 05571743
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-11-05
[patent_title] => 'Method of making buried-sidewall-strap two transistor one capacitor trench cell'
[patent_app_type] => 1
[patent_app_number] => 8/296714
[patent_app_country] => US
[patent_app_date] => 1994-08-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 18
[patent_no_of_words] => 4332
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 182
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/571/05571743.pdf
[firstpage_image] =>[orig_patent_app_number] => 296714
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/296714 | Method of making buried-sidewall-strap two transistor one capacitor trench cell | Aug 25, 1994 | Issued |
Array
(
[id] => 3581401
[patent_doc_number] => 05580805
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-12-03
[patent_title] => 'Semiconductor device having various threshold voltages and manufacturing same'
[patent_app_type] => 1
[patent_app_number] => 8/296038
[patent_app_country] => US
[patent_app_date] => 1994-08-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 32
[patent_no_of_words] => 11255
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 153
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/580/05580805.pdf
[firstpage_image] =>[orig_patent_app_number] => 296038
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/296038 | Semiconductor device having various threshold voltages and manufacturing same | Aug 24, 1994 | Issued |
Array
(
[id] => 3449031
[patent_doc_number] => 05451269
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-09-19
[patent_title] => 'Semiconductor memory device including an improved substrate structure and method of fabricating the same'
[patent_app_type] => 1
[patent_app_number] => 8/288355
[patent_app_country] => US
[patent_app_date] => 1994-08-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 32
[patent_no_of_words] => 11784
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/451/05451269.pdf
[firstpage_image] =>[orig_patent_app_number] => 288355
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/288355 | Semiconductor memory device including an improved substrate structure and method of fabricating the same | Aug 9, 1994 | Issued |
Array
(
[id] => 3476200
[patent_doc_number] => 05432115
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-07-11
[patent_title] => 'Process for making a contact betwen a capacitor electrode disposed in a trench and an MOS transistor source/drain region disposed outside the trench'
[patent_app_type] => 1
[patent_app_number] => 8/284502
[patent_app_country] => US
[patent_app_date] => 1994-08-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 2948
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 390
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/432/05432115.pdf
[firstpage_image] =>[orig_patent_app_number] => 284502
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/284502 | Process for making a contact betwen a capacitor electrode disposed in a trench and an MOS transistor source/drain region disposed outside the trench | Aug 3, 1994 | Issued |
Array
(
[id] => 3661075
[patent_doc_number] => 05624864
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-04-29
[patent_title] => 'Semiconductor device having capacitor and manufacturing method thereof'
[patent_app_type] => 1
[patent_app_number] => 8/284984
[patent_app_country] => US
[patent_app_date] => 1994-08-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 28
[patent_no_of_words] => 7107
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 190
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/624/05624864.pdf
[firstpage_image] =>[orig_patent_app_number] => 284984
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/284984 | Semiconductor device having capacitor and manufacturing method thereof | Aug 3, 1994 | Issued |
Array
(
[id] => 3517470
[patent_doc_number] => 05506163
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-04-09
[patent_title] => 'Method of making a semiconductor device'
[patent_app_type] => 1
[patent_app_number] => 8/285722
[patent_app_country] => US
[patent_app_date] => 1994-08-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 32
[patent_no_of_words] => 3846
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 167
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/506/05506163.pdf
[firstpage_image] =>[orig_patent_app_number] => 285722
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/285722 | Method of making a semiconductor device | Aug 3, 1994 | Issued |
Array
(
[id] => 3444515
[patent_doc_number] => 05397727
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-03-14
[patent_title] => 'Method of forming a floating gate programmable read only memory cell transistor'
[patent_app_type] => 1
[patent_app_number] => 8/277918
[patent_app_country] => US
[patent_app_date] => 1994-07-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 1795
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/397/05397727.pdf
[firstpage_image] =>[orig_patent_app_number] => 277918
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/277918 | Method of forming a floating gate programmable read only memory cell transistor | Jul 19, 1994 | Issued |
Array
(
[id] => 3480573
[patent_doc_number] => 05405800
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-04-11
[patent_title] => 'Method of fabricating a semiconductor memory device'
[patent_app_type] => 1
[patent_app_number] => 8/274048
[patent_app_country] => US
[patent_app_date] => 1994-07-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 5065
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 174
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/405/05405800.pdf
[firstpage_image] =>[orig_patent_app_number] => 274048
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/274048 | Method of fabricating a semiconductor memory device | Jul 11, 1994 | Issued |
Array
(
[id] => 3122167
[patent_doc_number] => 05384278
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-01-24
[patent_title] => 'Tight control of resistor valves in a SRAM process'
[patent_app_type] => 1
[patent_app_number] => 8/271544
[patent_app_country] => US
[patent_app_date] => 1994-07-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 7
[patent_no_of_words] => 1938
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/384/05384278.pdf
[firstpage_image] =>[orig_patent_app_number] => 271544
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/271544 | Tight control of resistor valves in a SRAM process | Jul 6, 1994 | Issued |
| 08/269892 | INCREASED-DENSITY FLASH EPROM THAT UTILIZES A SERIES OF PLANARIZED, SELF-ALIGNED, INTERMEDIATE STRIPS OF CONDUCTIVE MATERIAL TO CONTACT THE DRAIN REGIONS | Jun 30, 1994 | Abandoned |
Array
(
[id] => 3112145
[patent_doc_number] => 05395786
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-03-07
[patent_title] => 'Method of making a DRAM cell with trench capacitor'
[patent_app_type] => 1
[patent_app_number] => 8/269852
[patent_app_country] => US
[patent_app_date] => 1994-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 13
[patent_no_of_words] => 1781
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 241
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/395/05395786.pdf
[firstpage_image] =>[orig_patent_app_number] => 269852
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/269852 | Method of making a DRAM cell with trench capacitor | Jun 29, 1994 | Issued |
Array
(
[id] => 3549670
[patent_doc_number] => 05547891
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-08-20
[patent_title] => 'Structural modification to enhance DRAM gate oxide quality'
[patent_app_type] => 1
[patent_app_number] => 8/268863
[patent_app_country] => US
[patent_app_date] => 1994-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 1152
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 57
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/547/05547891.pdf
[firstpage_image] =>[orig_patent_app_number] => 268863
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/268863 | Structural modification to enhance DRAM gate oxide quality | Jun 28, 1994 | Issued |
Array
(
[id] => 3410224
[patent_doc_number] => 05460989
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-10-24
[patent_title] => 'Electrically erasable and programmable semiconductor memory device with trench memory transistor and manufacturing method of the same'
[patent_app_type] => 1
[patent_app_number] => 8/266410
[patent_app_country] => US
[patent_app_date] => 1994-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 24
[patent_no_of_words] => 6523
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 183
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/460/05460989.pdf
[firstpage_image] =>[orig_patent_app_number] => 266410
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/266410 | Electrically erasable and programmable semiconductor memory device with trench memory transistor and manufacturing method of the same | Jun 26, 1994 | Issued |
Array
(
[id] => 3426922
[patent_doc_number] => 05403768
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-04-04
[patent_title] => 'Manufacturing method of a thin film resistor'
[patent_app_type] => 1
[patent_app_number] => 8/265014
[patent_app_country] => US
[patent_app_date] => 1994-06-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 15
[patent_no_of_words] => 2516
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 222
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/403/05403768.pdf
[firstpage_image] =>[orig_patent_app_number] => 265014
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/265014 | Manufacturing method of a thin film resistor | Jun 23, 1994 | Issued |
| 08/264634 | METHOD FOR MANUFACTURING A SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE HAVING A STACK GATE STRUCTURE | Jun 22, 1994 | Abandoned |
Array
(
[id] => 3106267
[patent_doc_number] => 05418178
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-05-23
[patent_title] => 'High-density read-only memory fabrication'
[patent_app_type] => 1
[patent_app_number] => 8/261622
[patent_app_country] => US
[patent_app_date] => 1994-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 4138
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/418/05418178.pdf
[firstpage_image] =>[orig_patent_app_number] => 261622
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/261622 | High-density read-only memory fabrication | Jun 16, 1994 | Issued |
Array
(
[id] => 3410307
[patent_doc_number] => 05460995
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-10-24
[patent_title] => 'Fully CMOS-type SRAM device and method for fabricating the same'
[patent_app_type] => 1
[patent_app_number] => 8/260904
[patent_app_country] => US
[patent_app_date] => 1994-06-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 13
[patent_no_of_words] => 3825
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 224
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/460/05460995.pdf
[firstpage_image] =>[orig_patent_app_number] => 260904
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/260904 | Fully CMOS-type SRAM device and method for fabricating the same | Jun 14, 1994 | Issued |
Array
(
[id] => 3504905
[patent_doc_number] => 05514607
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-05-07
[patent_title] => 'Method of manufacturing a semiconductor memory device'
[patent_app_type] => 1
[patent_app_number] => 8/257008
[patent_app_country] => US
[patent_app_date] => 1994-06-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 18
[patent_no_of_words] => 6472
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 290
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/514/05514607.pdf
[firstpage_image] =>[orig_patent_app_number] => 257008
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/257008 | Method of manufacturing a semiconductor memory device | Jun 7, 1994 | Issued |
Array
(
[id] => 3417433
[patent_doc_number] => 05434098
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-07-18
[patent_title] => 'Double poly process with independently adjustable interpoly dielectric thickness'
[patent_app_type] => 1
[patent_app_number] => 8/253327
[patent_app_country] => US
[patent_app_date] => 1994-06-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 14
[patent_no_of_words] => 1670
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/434/05434098.pdf
[firstpage_image] =>[orig_patent_app_number] => 253327
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/253327 | Double poly process with independently adjustable interpoly dielectric thickness | Jun 2, 1994 | Issued |
Array
(
[id] => 3488744
[patent_doc_number] => 05470778
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-11-28
[patent_title] => 'Method of manufacturing a semiconductor device'
[patent_app_type] => 1
[patent_app_number] => 8/251866
[patent_app_country] => US
[patent_app_date] => 1994-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 39
[patent_no_of_words] => 6122
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/470/05470778.pdf
[firstpage_image] =>[orig_patent_app_number] => 251866
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/251866 | Method of manufacturing a semiconductor device | May 30, 1994 | Issued |