Randolph A. Reese

Array ( [id] => 3112128 [patent_doc_number] => 05395785 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-03-07 [patent_title] => 'SRAM cell fabrication with interlevel dielectric planarization' [patent_app_type] => 1 [patent_app_number] => 8/169338 [patent_app_country] => US [patent_app_date] => 1993-12-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 2147 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 143 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/395/05395785.pdf [firstpage_image] =>[orig_patent_app_number] => 169338 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3442000 [patent_doc_number] => 05466626 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-11-14 [patent_title] => 'Micro mask comprising agglomerated material' [patent_app_type] => 1 [patent_app_number] => 8/168703 [patent_app_country] => US [patent_app_date] => 1993-12-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 17 [patent_no_of_words] => 4122 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 65 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/466/05466626.pdf [firstpage_image] =>[orig_patent_app_number] => 168703 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3591392 [patent_doc_number] => 05521114 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-05-28 [patent_title] => 'Trench sidewall structure' [patent_app_type] => 1 [patent_app_number] => 8/166306 [patent_app_country] => US [patent_app_date] => 1993-12-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 1940 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 90 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/521/05521114.pdf [firstpage_image] =>[orig_patent_app_number] => 166306 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3487028 [patent_doc_number] => 05426065 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-06-20 [patent_title] => 'Method of making transistor devices in an SRAM cell' [patent_app_type] => 1 [patent_app_number] => 8/159462 [patent_app_country] => US [patent_app_date] => 1993-11-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 17 [patent_no_of_words] => 2777 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 166 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/426/05426065.pdf [firstpage_image] =>[orig_patent_app_number] => 159462 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2996523 [patent_doc_number] => 05358887 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-10-25 [patent_title] => 'Ulsi mask ROM structure and method of manufacture' [patent_app_type] => 1 [patent_app_number] => 8/157402 [patent_app_country] => US [patent_app_date] => 1993-11-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 17 [patent_no_of_words] => 3514 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 346 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/358/05358887.pdf [firstpage_image] =>[orig_patent_app_number] => 157402 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3444067 [patent_doc_number] => 05420055 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-05-30 [patent_title] => 'Reduction of parasitic effects in floating body MOSFETs' [patent_app_type] => 1 [patent_app_number] => 8/153781 [patent_app_country] => US [patent_app_date] => 1993-11-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 10 [patent_no_of_words] => 3005 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 80 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/420/05420055.pdf [firstpage_image] =>[orig_patent_app_number] => 153781 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3472177 [patent_doc_number] => 05476805 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-12-19 [patent_title] => 'Method for fabricating storage electrode of dynamic random access memory cell' [patent_app_type] => 1 [patent_app_number] => 8/151182 [patent_app_country] => US [patent_app_date] => 1993-11-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 1349 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 155 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/476/05476805.pdf [firstpage_image] =>[orig_patent_app_number] => 151182 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3412278 [patent_doc_number] => 05444006 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-08-22 [patent_title] => 'Method of manufacturing a capacitor in a semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 8/147634 [patent_app_country] => US [patent_app_date] => 1993-11-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 20 [patent_no_of_words] => 2320 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 83 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/444/05444006.pdf [firstpage_image] =>[orig_patent_app_number] => 147634 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3482001 [patent_doc_number] => 05445980 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-08-29 [patent_title] => 'Method of making a semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 8/147037 [patent_app_country] => US [patent_app_date] => 1993-11-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 32 [patent_no_of_words] => 8260 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 371 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/445/05445980.pdf [firstpage_image] =>[orig_patent_app_number] => 147037 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3115205 [patent_doc_number] => 05449634 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-09-12 [patent_title] => 'Method of fabricating non-volatile semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 8/141882 [patent_app_country] => US [patent_app_date] => 1993-10-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 30 [patent_no_of_words] => 3642 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 210 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/449/05449634.pdf [firstpage_image] =>[orig_patent_app_number] => 141882 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3122184 [patent_doc_number] => 05384279 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-01-24 [patent_title] => 'Method of manufacturing a semiconductor device comprising a silicon body in which semiconductor regions are formed by ion implantations' [patent_app_type] => 1 [patent_app_number] => 8/144091 [patent_app_country] => US [patent_app_date] => 1993-10-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 6 [patent_no_of_words] => 5499 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 255 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/384/05384279.pdf [firstpage_image] =>[orig_patent_app_number] => 144091 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3453884 [patent_doc_number] => 05378647 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-01-03 [patent_title] => 'Method of making a bottom gate mask ROM device' [patent_app_type] => 1 [patent_app_number] => 8/140404 [patent_app_country] => US [patent_app_date] => 1993-10-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 2584 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 204 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/378/05378647.pdf [firstpage_image] =>[orig_patent_app_number] => 140404 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3411068 [patent_doc_number] => 05411911 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-05-02 [patent_title] => 'Process for producing DRAM semiconductor devices' [patent_app_type] => 1 [patent_app_number] => 8/143850 [patent_app_country] => US [patent_app_date] => 1993-10-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 20 [patent_no_of_words] => 5741 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 227 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/411/05411911.pdf [firstpage_image] =>[orig_patent_app_number] => 143850 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3487135 [patent_doc_number] => 05474950 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-12-12 [patent_title] => 'Method for manufacturing a capacitor in a semiconductor device' [patent_app_type] => 1 [patent_app_number] => 8/141406 [patent_app_country] => US [patent_app_date] => 1993-10-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 922 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 173 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/474/05474950.pdf [firstpage_image] =>[orig_patent_app_number] => 141406 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3440914 [patent_doc_number] => 05429974 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-07-04 [patent_title] => 'Post passivation mask ROM programming method' [patent_app_type] => 1 [patent_app_number] => 8/139854 [patent_app_country] => US [patent_app_date] => 1993-10-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 13 [patent_no_of_words] => 4494 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 373 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/429/05429974.pdf [firstpage_image] =>[orig_patent_app_number] => 139854 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3480558 [patent_doc_number] => 05405799 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-04-11 [patent_title] => 'Method of making a storage electrode of DRAM cell' [patent_app_type] => 1 [patent_app_number] => 8/138204 [patent_app_country] => US [patent_app_date] => 1993-10-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 10 [patent_no_of_words] => 1856 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 179 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/405/05405799.pdf [firstpage_image] =>[orig_patent_app_number] => 138204 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2993436 [patent_doc_number] => 05366919 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-11-22 [patent_title] => 'Method of making a memory cell of a semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 8/135532 [patent_app_country] => US [patent_app_date] => 1993-10-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 2327 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 221 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/366/05366919.pdf [firstpage_image] =>[orig_patent_app_number] => 135532 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3446281 [patent_doc_number] => 05387540 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-02-07 [patent_title] => 'Method of forming trench isolation structure in an integrated circuit' [patent_app_type] => 1 [patent_app_number] => 8/130052 [patent_app_country] => US [patent_app_date] => 1993-09-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 15 [patent_no_of_words] => 2741 [patent_no_of_claims] => 39 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 138 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/387/05387540.pdf [firstpage_image] =>[orig_patent_app_number] => 130052 [rel_patent_id] =>[rel_patent_doc_number] =>)